

# Electrical Correlation of Double-Diffused Metal–Oxide–Semiconductor Transistors Exposed to Gamma Photons, Protons, and Hot Carriers

Felix Palumbo, *Member, IEEE*, Adrian Faigon, and Giuseppe Curro

**Abstract**—Double-diffused metal–oxide–semiconductor n-channel power transistor devices were subjected to a high electric-field stress, gamma photons ( $^{60}\text{Co}$ ), and 10-MeV proton radiation, and were comparatively analyzed. The direct-current current–voltage and high-frequency capacitance–voltage techniques were used to characterize the two different regions under the gate oxide in this kind of devices. The Si–SiO<sub>2</sub> interfaces at the channel side and at the drain side are characterized after thermal annealing. The correlation of the interface states with the trapped charge is a good quantitative tool to compare the effects from different degradation mechanisms. It is shown that, under given conditions, each kind of stress exhibits its own signature in the interface states versus the oxide charge plot.

**Index Terms**—metal–oxide–semiconductor (MOS), radiation effects, reliability.

## I. INTRODUCTION

THE IDENTIFICATION of a relationship between degradation due to tunnel charge injection across the oxide and irradiation of metal–oxide–semiconductor (MOS) devices is an important challenge for testing procedures in the microelectronic industry [1]–[3]. Since the determination of degradation effects by radiation at low dose rates to reproduce the space environment [3], [4] require a long time to be carried out, many accelerated tests are being investigated and implemented in order to ascertain the component reliability [1]–[3].

Usually, the efforts in correlating semiconductor device damages include the calculation of nonionizing and ionizing energy-loss rates from first principles based on differential

cross sections and interaction kinematics, but they ignore the processes by which stable electrically active defects are formed. In addition, it has been shown that using fundamental information to derive more practical information is a very difficult task at best. The final configuration of electrically active defects formed by radiation has been a topic of many research works, but it is still not well understood [5]–[8].

Among all devices that are currently tested, some works have been focused on double-diffused MOS field-effect transistors (DMOSFETs) because aerospace satellites require the use of high-frequency switches in power supplies. This kind of device is characterized by the presence of two different regions under the gate oxide, an interface in the channel region, and another interface at the drain region. Most authors agree that both regions should be separately examined for a correct interpretation; however, there is no uniformity in the obtained results due to differences in the experimental techniques and procedures [9]–[13]. A recent work has analyzed both regions using X-rays and high fields, showing differences in the later condition [14]. The study of the DMOSFET reliability should contribute to the more general aim of understanding the wear-out data and dielectric breakdown (BD) phenomena in SiO<sub>2</sub>.

In this paper, we present a detailed analysis of the degradation of the DMOSFET using different degradation mechanisms, i.e., constant-voltage pulses, gamma photons ( $^{60}\text{Co}$ ), and 10-MeV protons. The interactions involved in the MOS stack under those radiation sources are quite different, making a physical-based correlation between them difficult. To overcome this situation, a semiempirical approach is proposed based on the comparison of the Si–SiO<sub>2</sub> interface states as a function of trapped charge, independently of its origin.

The experimental methodology is suitable to generate a gradual change in the electric characteristics reaching the maximum shift according to design rules. Charge trapping and interface-state generation on both interfaces have been studied using direct-current current–voltage (DCIV), subthreshold  $I-V$ , and  $C-V$  techniques. The yield of oxide charge in the channel and drain regions is also studied after annealing to understand long-term effects.

The presented results should help in improving the understanding of the wearing-out data under different degradation mechanisms since each mechanism used in this paper exhibits its own signature in the interface states versus the oxide charge. From an applicative point of view, the results could contribute to the desirable target of developing a method for predicting 77

Manuscript received September 24, 2010; revised November 28, 2010, January 12, 2011, and January 19, 2011; accepted January 19, 2011. This work was supported by Agencia Nacional de Promoción Científica y Tecnológica, Argentina, under Grant PICT05-38255 and Grant PICT07-01143. The review of this paper was arranged by Editor J. S. Suehle.

F. Palumbo is with the Consejo Nacional de Investigaciones Científicas y Técnicas, C1033AAJ Buenos Aires, Argentina, and also with the Comisión Nacional de Energía Atómica, 1650 Buenos Aires, Argentina (e-mail: palumbo@cnea.gov.ar).

A. Faigon is with the Consejo Nacional de Investigaciones Científicas y Técnicas, C1033AAJ Buenos Aires, Argentina, and also with the Engineering Faculty, University of Buenos Aires, C1063ACV Buenos Aires, Argentina (e-mail: afaigon@fi.uba.ar).

G. Curro is with the STMicroelectronics, 95121 Catania, Italy (e-mail: giuseppe.curro@st.com).

Digital Object Identifier 10.1109/TED.2011.2108656




Fig. 1. Typical DCIV curve for an unstressed DMOS. The height of the hump is correlated with the density of interface states in the neck region, whereas the position in the voltage of the hump is correlated with the trapped charge in the gate oxide. (Inset) Simplified cross section of the device.

## A. DCIV

116

The DCIV measurement is an accepted technique that reveals both the trapped charge in the gate oxide and the density of generation–recombination traps in the drain region at the Si–SiO<sub>2</sub> interface in power DMOSFET devices [13], [14], [16].

A typical result for unstressed devices is shown in Fig. 1, where the current was measured at the source contact that was forward biased with  $V_D = -0.3$  V. The current peak in the measurement is proportional to the interface-trap concentration at the oxide/Si interface, and the shift in the voltage position is proportional to the stress-induced positive oxide charge. As the gate voltage is swept from negative to positive, the drain region (n-Si) of the DMOSFET transistor progresses from inversion to accumulation. The current of the forward-biased junction is affected by the adjacent gate area beneath the gate. When the area under the gate is depleted, the generation from interface traps occurs, generating a hump in the current which rapidly decays toward both inversion and accumulation, in which the surface is dominated by one type of carrier; thus, no generation occurs.

Using the generation–recombination theory, it is possible to calculate the density of interface states  $N_{IT}$  from the discontinuity of the hump [21]–[23] according to

$$\Delta I = q \cdot A \cdot \frac{n_i}{2} \cdot \sigma \cdot v_{th} \cdot N_{IT} \quad (1)$$

where  $\Delta I$  is the discontinuity of the hump,  $q$  is the electron charge,  $A$  is the active area,  $n_i$  is the intrinsic density,  $v_{th}$  is the thermal velocity, and  $\sigma$  is the cross section of the generation–recombination traps. On the other hand, the density of the trapped charge  $N_{OT}$  could be calculated from the voltage shift of the hump [21]–[23], according to

$$\Delta V = -q \cdot N_{OT} / C_{OX} \quad (2)$$

where  $N_{OT}$  is the trapped charge density assuming the centroid at the oxide/Si interface and  $C_{OX}$  is the gate oxide capacitance per unit area.

## III. WEAR-OUT UNDER DIFFERENT DEGRADATION MECHANISMS

148

149

The techniques described in Section II were applied to different sets of samples stressed with all degradation mechanisms GRS, CVS, and PIS.

Fig. 2(a)–(c) show typical consecutive DCIV curves for one particular device from the set of samples under study (31.3 nm), and Fig. 2(d)–(f) show the  $V_{TH}$  shift at 100  $\mu$ A in the subthreshold region of the source current at  $V_D = +0.3$  V, as a function of the degradation parameter that corresponds to each mechanism.

The general response for all cases is similar; the height of the current peak in the DCIV measurement, which is proportional to the Si–SiO<sub>2</sub> interface trap density, increases and moves toward negative  $V_G$  due to interface states and positive trapped charges, respectively. On the other hand,  $\Delta V_{TH}$  also reveal the positive trapped charge due to a similar shift toward negative voltages.

165

78 radiation effects in MOS devices through responses to the  
79 Fowler–Nordheim (FN) injections.

80

## II. EXPERIMENTAL DETAILS

81 The samples were n-channel power DMOS devices man-  
82 ufactured by STMicroelectronics, with different gate oxide  
83 thicknesses (SiO<sub>2</sub>) of 23.8, 24.7, 31.3, 33.3, and 34.5 nm (see  
84 inset Fig. 1). Different sets of samples had been subjected to  
85 constant-voltage stresses (CVSs), gamma-irradiation stresses  
86 (GRS), and 10-MeV proton-irradiation stresses (PIS). For the  
87 high-field stress experiment, a constant voltage was applied  
88 to the gate, with source and drain terminals connected to  
89 the ground. In all cases, the gate voltage corresponded to an  
90 electric field of 7.5 MV/cm in the gate oxide layer, and the  
91 current was monitored during the stress. The gamma irradiation  
92 processes were from a <sup>60</sup>Co source with a dose rate of  
93 0.9050 Gy/min, at the Comision Nacional de Energia Atomica  
94 (CNEA). Irradiation processes were performed up to an accu-  
95 mulated dose of 4.3 KGy.

96 The proton irradiation was performed at the TANDAR accel-  
97 erator (TANDEM Van de Graaff Argentino) also at the CNEA,  
98 with a uniform proton beam of 10 MeV inside a vacuum  
99 chamber at  $3 \times 10^{10}$  ions/(cm<sup>2</sup> · min). [15]. The gamma and  
100 proton irradiation processes were performed in the darkness at  
101 room temperature, and the gate electrode was biased at +10 V.  
102 Along the degradation process (the CVS, the GRS, or the  
103 PIS), the stress was periodically interrupted to perform *in situ*  
104 the following measurements: the DCIV technique [13], [14],  
105 [16], the high-frequency capacitance–voltage ( $C-V$ ) technique  
106 [14], [17], and the subthreshold  $I-V$  curves [17].

107 In all cases, the electrical characterization was shortly per-  
108 formed after the degradation pulse (radiation or high fields).  
109 Additional characterizations were performed after annealing at  
110 100 °C to reveal long-term effects.

111 The consecutive steps of degradation were planned to gen-  
112 erate a gradual change in the electric characteristics for the  
113 best possible resolution in the degradation rate, and totalizing  
114 a significant shift of the channel current was planned to predict  
115 the long-term reliability.




Fig. 2. Typical electrical characterization curves on DMOSFETs as function of the degradation parameter that corresponds to each mechanism. (a)–(d) Injected charge for the CVS. (b)–(e) Accumulated dose measured in grays for the GRS. (c)–(f) Proton fluence for the PIS. (a)–(c) are typical consecutive DCIV measurements ( $I_S$  vs.  $V_G$  at  $V_D = -0.3$  V; p-n junction, forward) on a 31.3-nm gate oxide. (d)–(f) are the  $V_{TH}$  shifts at  $10^{-4}$  A from consecutive subthreshold  $I-V$  measurements ( $I_S$  vs.  $V_G$  at  $V_D = +0.3$  V; p-n junction, reverse) for all oxides thicknesses of 23.8, 24.7, 31.3, 33.3, and 34.5 nm. (a) and (d) correspond to the CVS at 7.5 MV/cm. (b) and (e) correspond to the GRS irradiation ( $^{60}\text{Co}$ ) at 0.9050 Gy/min. (c) and (f) correspond to the 10-MeV proton irradiation. During both cases of irradiation, the samples are biased at +10 V in the gate contact in the darkness at room temperature. Symbols “ $\diamond$ ,” “ $\square$ ,” “ $\circ$ ,” “ $\triangleright$ ,” and “ $\triangleleft$ ” correspond to 23.8, 24.7, 31.3, 33.3, and 34.5 nm, respectively.

166 Fig. 2(d) shows  $\Delta V_{TH}$  as a function of the injected charge  
 167  $Q_{INJ}$ . The measurements show a decrease in the voltage shift  
 168 up to a minimum value as the degradation proceeds. Afterward,  
 169 the general trend changes, and  $\Delta V_{TH}$  increases with successive  
 170 CVS pulses, exhibiting a turn-around effect.

171 In the case of the interaction with the ionizing radiation  
 172 (GRS), the degradation level is represented by the accumulated  
 173 dose measured in grays (Gy), which is the absorbed energy  
 174 per mass unit [1]. Fig. 2(e) shows the threshold-voltage shift  
 175  $\Delta V_{TH}$  as a function of the total accumulated dose. As expected,  
 176 the generation of electron–hole pair due to the interaction of  
 177 gamma photons results in the buildup of the positive trapped  
 178 charge in the oxide and in the generation of Si–SiO<sub>2</sub> interface  
 179 states. The damage grows with the total dose, showing a clear  
 180 dependence on  $t_{ox}$  consistent with previous results [1], [24].

181 For the 10-MeV proton irradiation, Fig. 2(f) shows a decrease  
 182 in  $V_{TH}$  as a function of the particle fluence due to the buildup  
 183 of the positive trapped charge.

184 In general, the stressed samples show a gradual increase in  
 185 damage with stress. The amount of positive trapped charge is  
 186 different for each case, and regarding the generation of Si–  
 187 SiO<sub>2</sub> interface states, only the samples stressed with the CVS  
 188 and the GRS seem to reach saturation. The samples irradiated  
 189 with 10-MeV protons also show an increase in the height of the  
 190 current peak, accompanied by an increase in the leakage level.  
 191 Note that, for the highest dose, the level of the leakage current  
 192 is high enough to conceal the current peak.

### 193 A. Dynamic of Degradation in High-Field Stress

194 Fig. 3 shows a very reproducible gate current evolution  
 195 during the stressing for a gate oxide of 31.3 nm subjected to




Fig. 3. Typical gate current as a function of the stress time for devices subjected to the CVS at 7.5 MV/cm and 23.5 V/33.1 nm. (Inset) Injected charge as a function of the stress time for the same case.

the CVS at 7.5 MV/cm in the FN regime. The current rapidly 196  
 increases, reaches the maximum, and then starts declining. It 197  
 should be noted that, during the declining, in each stress pulse, 198  
 the current increases and then decreases, joining a general 199  
 trend. This behavior can be explained in terms of the charge 200  
 buildup and the trapping of injected carriers [25]–[28]. 201

The initial rapid increase in the stress current could be 202  
 a consequence of the narrowing of the barrier for electron 203  
 tunneling due to the increase in the local electric field associated 204  
 with the positive oxide charge buildup due to impact ionization 205  
 [27]. Once the positive charge trapping at the gate oxide reaches 206  
 a critical density, the trapping of injected electrons in trapped 207  
 holes and/or related hydrogenous species and/or neutral traps 208  
 becomes the dominant mechanism [23], [25], [26], [29], [30]. 209  
 Hence, the stress current starts decreasing as a consequence of 210




Fig. 4. Voltage shift at the constant capacitance of successive high-frequency  $C-V$  measurements between the gate and the source subjected to the CVS at 7.5 MV/cm. There is an arbitrary separation of 0.6 V on the voltage in these curves for a better observation of their trends. The selected points correspond to measurements on the same devices after 30 h of annealing at 100 °C. Symbols “◊,” “◻,” “○,” “▷,” and “◁” correspond to 23.8, 24.7, 31.3, 33.3, and 34.5 nm, respectively. Open symbols correspond to the channel side, and closed symbols correspond to drain side. (Inset) Typical normalized high-frequency  $C-V$  measurement and the regions from which the voltage shift is extracted.

211 the barrier widening due to the local field compensation of the  
212 electron trapping, generating the turn-around effect.

213 The inset of Fig. 3 shows the injected charge as function of  
214 the stress time after each stress pulse for the same measurement.  
215 The charge injected up to the peak being the same value  
216 required to change the trend of  $\Delta V_{TH}$  in Fig. 2(d), the trapping  
217 of injected carriers could explain the turn-around effect.

218 Fig. 4 shows the voltage shifts of the high-frequency  $C-V$   
219 measurements according to the details of the inset. The  $C-V$   
220 measurement between the gate and source terminals is an  
221 accepted technique [14], [31] for distinguishing the degradation  
222 at the two interfaces of a DMOSFET device, i.e., the neck or  
223 drain-side interface and the channel-side interface (see inset of  
224 Fig. 1). The  $C-V$  data (obtained between the gate and source  
225 terminals) essentially consist of capacitance components from  
226 the drain side, the channel side, and the insulator. The drain-  
227 side capacitance is the combination of the gate oxide capaci-  
228 tance under the drain region and of the epidrain capacitance,  
229 whereas the channel-side capacitance is the combination of the  
230 gate oxide capacitance under the channel region and of the  
231 channel-region (“body”) capacitance. The contribution of these  
232 capacitance components to the measured capacitance depends  
233 on the surface potential at a given gate voltage. The  $C-V$  data  
234 can be analyzed by separating it into the two regions, i.e., the  
235 drain-side interface and the channel-side interface, because a  
236 part of the  $C-V$  data that results from the surface-potential  
237 variation in a given interface region does not affect the surface-  
238 potential variation in other interface parts of the sample. For  
239 example, the capacitance of the left-hand side in the  $C-V$  data  
240 is from the n-type drain-side interface, whereas the step rise  
241 on the right-hand side of the curve is from the channel-side  
242 interface. Detailed analysis and modeling of the high-frequency  
243  $C-V$  data in a DMOSFET can be found elsewhere [14], [31].  
244 As shown, there is a gradual increase in the positive trapped  
245 charge in both regions, but at one point (corresponding to the  
246 peak in the stress current in Fig. 3), the voltage shift at the




Fig. 5. Shift of the subthreshold slope from  $I-V$  curves ( $I_S$  vs.  $V_G$  at  $V_D = +0.3$  V; p-n junction, reverse) as a function of the injected charge. Symbols “◊,” “◻,” “○,” “▷,” and “◁” correspond to 23.8, 24.7, 31.3, 33.3, and 34.5 nm, respectively. Open symbols correspond to the hump height, and closed symbols correspond to the subthreshold slope.

channel-side interface moves away from the initial trend, giving  
247 rise to a net trapping charge of the opposite sign. 248

249 Fig. 5 shows the shift of the subthreshold slope of the  $I-V$   
250 characteristics, which is inversely proportional to the interface  
251 trap density under the channel-side interface, and the height of  
252 the hump, which is proportional to the interface trap density un-  
253 der the drain-side interface, as a function of the injected charge.  
254 The creation of interface states monitored in both regions does  
255 not exhibit differences or changes in the trend as in the case of  
256  $\Delta V_{TH}$  [see Figs. 2(d) and 4]. In Fig. 5, a monotonous growth of  
257 the density of interface states with the successive stress pulses  
258 is observed.

259 In resume, the analysis of the degradation with a high field re-  
260 veals a nonuniform behavior for the two different regions under  
261 the gate oxide. Although both regions show an initial buildup  
262 of the positive trapped charge, the channel side reveals a turn-  
263 around effect that could be associated to trapping phenomena.  
264 In addition, the density of Si-SiO<sub>2</sub> interface states show no  
265 differences between them and increase with successive stress  
266 pulses.

## B. Annealing

267 In order to gain information on the long-term effects of the  
268 working condition, all the samples were annealed to test the  
269 retention of the defects. In all cases, the annealing was per-  
270 formed at 100 °C for 30 h with all terminals grounded. Fig. 6(a)  
271 shows a typical measurement of the DCIV technique before and  
272 after the CVS stressing and the annealing. Under the stress, the  
273 curve shows an increase in the hump, a shift toward a negative  
274 voltage, and a decrease in the subthreshold slope, as mentioned  
275 in Section III-A. After the annealing, the DCIV curve moves  
276 toward positive voltages, and the height of the hump does  
277 not significantly change, meaning that the net positive charge  
278 diminishes without a change in the interface-state density at the  
279 drain side. This effect is present on both  $C-V$  and  $V_{TH}$  mea-  
280 surements. The voltage shift of the  $C-V$  curves on the channel  
281 side significantly decrease after the annealing, whereas the  
282 drain side remains almost unchanged (see Fig. 4).  $\Delta V_{TH}$  shows  
283




Fig. 6. Typical DCIV measurements ( $I_S$  vs.  $V_G$  at  $V_D = -0.3$  V; p-n junction, forward) on a 31.3-nm gate oxide. The changes in the subthreshold slope, the height of the hump, and the trapped charge in the CVS stressed curve are evident. (a) For CVS. (b) For GRS. In both cases, the annealed curve is after 30 h of heating the device at 100 °C. It is observed that the amount of interface states remains almost the same but there is a shift toward positive voltages.

284 the same behavior; the amount of positive charge is reduced  
285 after the annealing [see Fig. 2(d)]. Hence, it is clear that only the  
286 trapped charge at the channel side changes after the annealing,  
287 whereas the trapped charge at the drain side does not show  
288 significant changes.

289 This behavior is consistent with the results reported in other  
290 papers, where the decrease in the trapped charge, maintaining  
291 the density of interface states constant, is attributed to the  
292 creation of latent traps in SiO<sub>2</sub> [32].

293 Fig. 6(b) shows the typical result of postradiation annealing  
294 measurement of the DCIV technique. It is observed that the  
295 curves do not show significant changes after the annealing in  
296 both cases, maintaining the height of the hump and  $V_{TH}$  almost  
297 constant.

#### 298 IV. CORRELATION BETWEEN GAMMA PHOTONS, 299 PROTONS, AND HIGH-FIELD STRESSES

300 Although the contention that there is no universal model  
301 for the trapped charge and interface-state generation processes  
302 valid under all circumstances is generally accepted [1], [29],  
303 [30], [33], it is clear that there is a strong correlation between  
304 them [1], [34]–[36].

305 Fig. 7 shows the density of Si–SiO<sub>2</sub> interface states  $N_{IT}$   
306 [from (1)] as a function of the density of the trapped charge  
307  $N_{OT}$  [from (2)] for all degradation mechanisms GRS, CVS,  
308 and PIS. Divergent trends among the GRS, the CVS, and the




Fig. 7. Density of interface states (height of the DCIV hump) as a function of the density of the trapped charge (position in the voltage of the hump) for the CVS, the GRS, and the PIS. Symbols “◊,” “◻,” “○,” “▷,” and “◁” correspond to 23.8, 24.7, 31.3, 33.3, and 34.5 nm, respectively. Open symbols correspond to the CVS, closed symbols correspond to the GRS, and symbols “◻” and “◊” correspond to the PIS. (Inset) The same data in the linear scale.

PIS are clearly observed, even though there is an initial phase 309  
310 where all degradation mechanisms overlap.

The large amount of interface states created by the CVS 311  
312 shows the efficiency of the impact-ionization mechanism [29], 312  
313 [30], [33] to damage the interface maintaining the buildup of 313  
314 the trapped charge moderate. The GRS shows a linear increase 314  
315 in the interface states with the dose, creating a state per trapped 315  
316 charge. This one-to-one relation is in agreement with the re- 316  
317 sults reported by other authors [35], [36] and consistent with 317  
318 accepted models for ionizing radiation on MOS stacks [1], [35]. 318

In the case of the PIS, the first observation is the increase in 319  
320 the background current to levels not observed in other cases. 320  
321 This effect could be related to the creation of defects in the 321  
322 substrate as has been reported elsewhere [37]. The second is 322  
323 the very low generation of interface states. The overall picture 323  
324 shown in Fig. 7 is that following a similar first stage of the 324  
325 domination of the interface-state creation; once the interface- 325  
326 state density is on the 10<sup>11</sup> cm<sup>-2</sup> range, each one of the stresses 326  
327 investigated exhibits its own signature in the linear plot of  $N_{IT}$  327  
328 versus  $N_{OT}$  (see the inset of Fig. 7) with slopes close to 0 for 328  
329 the PIS, close to 1 for the GRS, and close to infinity for the 329  
330 CVS, at least for low total injection values. 330

Moreover, these results contribute to a better understanding 331  
332 of the wear-out data under different degradation mechanisms. 332  
333 It is well known that the BD of the gate oxide occurs when 333  
334 the density of the defect reaches a critical level [29], [30]. The 334  
335 presence of a different signature in the generation of interface 335  
336 states and trapped charge for each degradation mechanism (see 336  
337 Fig. 7) is a clear indication that the buildup rate of defects in the 337  
338 gate oxide is also different. 338

#### 339 V. SUMMARY

340 Electrical changes in n-channel power DMOSFET devices 340  
341 have been investigated through the DCIV and high-frequency 341  
342 capacitance measurements after exposure to gamma photons 342  
343 (<sup>60</sup>Co), 10-MeV protons, and a high-field stress, and have been 343  
344 comparatively analyzed. 344

345 The overall results have shown gradual changes in the elec-  
346 trical characteristics after successive steps of stress pulses due  
347 to the positive trapped charge and the interface states without  
348 the occurrence of gate oxide BD.

349 To reproduce the long-term effects of the working condition,  
350 all the samples have been annealed to test the retention of the  
351 defects. No changes have been found after the annealing in irra-  
352 diated devices, whereas in the case of the CVS samples, a major  
353 change has been observed in the channel side, reverting the  
354 turn-around effect. As a result of it, the degradation dynamics  
355 of both regions (channel and drain interface processes) show  
356 a similar trend, suggesting that both interface processes would  
357 have a similar response in working conditions.

358 The correlation of the interface states with the trapped charge  
359 is shown to be an adequate tool for comparing the effects from  
360 different degradation mechanisms.

361 The results have shown an initial phase where all degradation  
362 mechanisms overlap with similar dynamics of the interface-  
363 state creation. Once on the range of  $10^{11}$  cm<sup>-2</sup> of interface-  
364 state density, the relative efficiency in generating trapped charge  
365 or states diverges and seems to be the characteristic for each  
366 kind of stress. The CVS showed efficiency to produce interface  
367 states with low buildup of the trapped charge. The GRS exhibits  
368 a linear relation with a slope close to 1 between the trapped  
369 charge and the interface states. Finally, the PIS showed a signif-  
370 icant increase in the leakage current in the source current and a  
371 large amount of trapped charge with low production of interface  
372 states compared with the other degradation mechanisms.

373 The presented information may contribute to the desirable  
374 target of predicting radiation effects on DMOSFET devices  
375 through the effects of electrical stress.

#### 376 ACKNOWLEDGMENT

377 The authors would like to thank D. Corso, A. Lozano,  
378 E. Pawlak, I. Prario, C. Nigri, M. Alurralde, and A. Filevich  
379 for fruitful discussions.

#### 380 REFERENCES

381 [1] T. P. Ma and P. V. Dressendorfer, *Ionizing Radiation Effects in MOS*  
382 *Devices & Circuits*. New York: Wiley, 1989.  
383 [2] I. Frapreau and X. Gagnard, "Relation between degradation of electrical  
384 parameters of MOS transistors by hot carrier injection and their drift due  
385 to radiation for a new radhardened ACMOS family," in *Proc. ESCCON*,  
386 Toulouse, France, Sep. 24–27, 2002, pp. 253–259.  
387 [3] M. R. Shaneyfelt, J. R. Schwank, D. M. Fleetwood, P. S. Winokur,  
388 K. L. Hughes, G. L. Hash, and M. P. Connors, "Interface-trap buildup rates  
389 in wet and dry oxides," *IEEE Trans. Nucl. Sci.*, vol. 39, no. 6, pp. 2244–  
390 2251, Dec. 1992.  
391 [4] ESA/SCC, *Basic Specification NO.22 9001*1995.  
392 [5] G. P. Summers, C. J. Dale, E. A. Burke, E. A. Wolicki, P. W. Marshall,  
393 and M. A. Gehlhausen, "Correlation of particle-induced displacement  
394 damage in silicon," *IEEE Trans. Nucl. Sci.*, vol. 34, no. 6, pp. 1134–1139,  
395 Dec. 1987.  
396 [6] S. R. Messenger, E. A. Burke, G. P. Summers, and R. J. Walters, "Limits  
397 to the application of NIEL for damage correlation," *IEEE Trans. Nucl.*  
398 *Sci.*, vol. 51, no. 6, pp. 3201–3206, Dec. 2004.  
399 [7] J. R. Srour, C. J. Marshall, and P. W. Marshall, "Review of displacement  
400 damage effects in silicon devices," *IEEE Trans. Nucl. Sci.*, vol. 50, no. 3,  
401 pp. 653–670, Jun. 2003.  
402 [8] J. F. Zhang, C. Z. Zhao, A. H. Chen, G. Groeseneken, and R. Degraeve,  
403 "Hole traps in silicon dioxides—Part I: Properties," *IEEE Trans. Electron*  
404 *Devices*, vol. 51, no. 8, pp. 1267–1273, Aug. 2004.

[9] U. Schwalke, M. Poelzl, T. Sekinger, and M. Kerber, "Ultra-thick gate  
405 oxides: Charge generation and its impact on reliability," *Microelectron.*  
406 *Reliab.*, vol. 41, no. 7, pp. 1007–1010, Jul. 2001. 407  
[10] C. Picard, C. Brisset, A. Hoffmann, J.-P. Charles, F. Joffre, L. Adams,  
408 and A. Holmes-Siedle, "Use of electrical stress and isochronal anneal-  
409 ing on power MOSFET in order to characterize the effects of <sup>60</sup>Co  
410 irradiation," *Microelectron. Reliab.*, vol. 40, no. 8–10, pp. 1647–1652,  
411 Aug.–Oct. 2000. 412  
[11] N. Stojadinovic, I. Manic, S. Djoric-Veljkovic, V. Davidovic,  
413 S. Golubovic, and S. Dimitrijevic, "Mechanisms of positive gate bias  
414 stress induced instabilities in power VDMOSFETs," *Microelectron.*  
415 *Reliab.*, vol. 41, no. 9/10, pp. 1373–1378, Sep./Oct. 2001. 416  
[12] N. Stojadinovic, I. Manic, S. Djoric-Veljkovic, V. Davidovic,  
417 S. Golubovic, and S. Dimitrijevic, "Effects of high electric field and  
418 elevated-temperature bias stressing on radiation response in power  
419 VDMOSFETs," *Microelectron. Reliab.*, vol. 42, no. 4/5, pp. 669–677,  
420 Apr./May 2002. 421  
[13] M.-S. Park, I. M. Na, C. I. Lee, and C. R. Wie, "DCIV and spectral charge-  
422 pumping studies of  $\gamma$ -ray and X-ray irradiated power VDMOSFET  
423 devices," *IEEE Trans. Nucl. Sci.*, vol. 49, no. 6, pp. 3230–3237,  
424 Dec. 2002. 425  
[14] M.-S. Park, I. Na, and C. R. Wie, "A comparison of ionizing  
426 radiation and high field stress effects in n-channel power vertical double-  
427 diffused metal–oxide–semiconductor field-effect transistors," *J. Appl.*  
428 *Phys.*, vol. 97, no. 1, pp. 014503-1–014503-6, Jan. 2005. 429  
[15] A. Filevich, C. J. Bruno, J. F. Vazquez, M. Alurralde, I. Prario,  
430 M. J. L. Tamasi, M. G. M. Bogado, J. C. Pla, J. Duran, J. Schuff,  
431 A. Burlon, P. Stoliar, D. Minsky, A. J. Kreiner, and R. Mayer, "A compact  
432 portable setup for *in situ* solar cells degradation," *IEEE Trans. Nucl. Sci.*,  
433 vol. 50, no. 6, pp. 2380–2384, Dec. 2003. 434  
[16] M. S. Park and C. R. Wie, "Study of radiation effects in  $\gamma$ -ray irradiated  
435 power VDMOSFET by DCIV technique," *IEEE Trans. Nucl. Sci.*, vol. 48,  
436 no. 6, pp. 2285–2293, Dec. 2001. 437  
[17] S. M. Sze, *Physics of Semiconductor Devices*. New York: Wiley,  
438 1981. 439  
[18] D. B. Brown and N. S. Saks, "Time dependence of radiation-induced  
440 interface trap formation in metal–oxide–semiconductor devices as a  
441 function of oxide thickness and applied field," *J. Appl. Phys.*, vol. 70,  
442 no. 7, pp. 3734–3747, Oct. 1991. 443  
[19] J. F. Zhang, C. Z. Zhao, R. Degraeve, and G. Groeseneken, "Analysis  
444 of the kinetics for interface state generation following hole injection,"  
445 *J. Appl. Phys.*, vol. 93, no. 10, pp. 6107–6116, May 2003. 446  
[20] I. S. Al-kofahi, J. F. Zhang, and G. Groeseneken, "Continuing degradation  
447 of the Si–SiO<sub>2</sub>/Si interface after hot hole stress," *J. Appl. Phys.*, vol. 81,  
448 no. 6, pp. 2686–2692, Mar. 1997. 449  
[21] A. S. Grove, *Physics and Technology of Semiconductor Devices*.  
450 New York: Wiley, 1967. 451  
[22] F. Palumbo, A. N. Faigon, and F. Campabadal, "Radiation and injection  
452 effects on metal–oxide–semiconductor devices using the gate-controlled-  
453 diode technique," *J. Appl. Phys.*, vol. 96, no. 12, pp. 7591–7595,  
454 Dec. 2004. 455  
[23] S. R. Anderson, D. Zupac, R. D. Schimpf, and K. F. Galloway, "The  
456 surface generation hump in irradiated power MOSFETs," *IEEE Trans.*  
457 *Nucl. Sci.*, vol. 41, no. 6, pp. 2443–2451, Dec. 1994. 458  
[24] N. S. Sanks, M. G. Ancona, and J. A. Modolo, "Radiation effects in MOS  
459 capacitors with very thin oxides at 80 °K," *IEEE Trans. Nucl. Sci.*, vol. 31,  
460 no. 6, pp. 1249–1255, Dec. 1984. 461  
[25] Y. Nissan-Cohen, J. Shappir, and D. Fronhman-Bentchkowsky, "Dynamic  
462 model of trapping–detrapping in Si–SiO<sub>2</sub>," *J. Appl. Phys.*, vol. 58, no. 6,  
463 pp. 2252–2261, Sep. 1985. 464  
[26] Y. Nissan-Cohen, J. Shappir, and D. Fronhman-Bentchkowsky, "Trap  
465 generation and occupation dynamics in SiO<sub>2</sub> under charge injection  
466 stress," *J. Appl. Phys.*, vol. 60, no. 6, pp. 2024–2035, Sep. 1986. 467  
[27] D. J. DiMaria, E. Cartier, and D. Arnold, "Impact ionization, trap creation,  
468 degradation, and breakdown in silicon dioxide films on silicon," *J. Appl.*  
469 *Phys.*, vol. 73, no. 7, pp. 3367–3384, Apr. 1993. 470  
[28] D. J. DiMaria, E. Cartier, and D. A. Buchanan, "Anode hole injection and  
471 trapping in silicon dioxide," *J. Appl. Phys.*, vol. 80, no. 1, pp. 304–317,  
472 Jul. 1996. 473  
[29] J. H. Stathis, "Reliability limits for the gate insulator in CMOS technol-  
474 ogy," *IBM J. Res. Dev.*, vol. 46, no. 2.3, pp. 265–286, Mar. 2002. 475  
[30] J. S. Suehle, "Ultrathin gate oxide reliability: Physical models, statis-  
476 tics, and characterization," *IEEE Trans. Electron Devices*, vol. 49, no. 6,  
477 pp. 958–971, Jun. 2002. 478  
[31] S. Mileusnic, M. Zivanov, and P. Habas, "Evaluation of techniques for  
479 characterizing virgin and  $\gamma$ -irradiated power VDMOSFETs," *Microelec-*  
480 *tron. J.*, vol. 33, no. 11, pp. 921–928, Nov. 2002. 481

- 482 [32] A. Jaksic, G. Ristic, and M. Pejovic, "Rebound effect in power  
483 VDMOSFETs due to latent interface-trap generation," *Electron. Lett.*,  
484 vol. 31, no. 14, pp. 1198–1199, Jul. 1995.
- 485 [33] S. Lombardo, J. H. Stathis, B. P. Linder, K. L. Pey, F. Palumbo, and  
486 C. H. Tung, "Dielectric breakdown mechanisms in gate oxides," *J. Appl.*  
487 *Phys.*, vol. 98, no. 12, pp. 121 301-1-1–121 301-1-36, Dec. 2005.
- 488 [34] T. R. Oldham and F. B. McLean, "Total ionizing dose effects in MOS  
489 oxides and devices," *IEEE Trans. Nucl. Sci.*, vol. 50, no. 3, pp. 483–499,  
490 Jun. 2003.
- 491 [35] P. M. Lenahan and J. F. Conley, "A comprehensive physically based  
492 predictive model for radiation damage in MOS systems," *IEEE Trans.*  
493 *Nucl. Sci.*, vol. 45, no. 6, pp. 2413–2423, Dec. 1998.
- 494 [36] G. J. Hu and W. C. Johnson, "Relationship between X-ray produced holes  
495 and interface states in metal-oxide-semiconductor capacitors," *J. Appl.*  
496 *Phys.*, vol. 54, no. 3, pp. 1441–1444, Mar. 1983.
- 497 [37] M. Yamaguchi, S. J. Taylor, M.-J. Yang, S. Matsuda, O. Kawasaki, and  
498 T. Hisamatsu, "High-energy and high-fluence proton irradiation effects  
499 in silicon solar cells," *J. Appl. Phys.*, vol. 80, no. 9, pp. 4916–4920,  
500 Nov. 1996.
- Felix Palumbo**, (M'09) photograph and biography not available at the time of 501  
publication. 502
- Adrian Faigon**, photograph and biography not available at the time of 503  
publication. 504
- Giuseppe Curro**, photograph and biography not available at the time of 505  
publication. 506