

Performance Analysis Of SRAM and Dram in Low Power Application

S.Yuvaraj^{1,*}, D.Padmanaban¹, G.PraveenKumar¹, Mr.Satendra Sahu², Masharipova Umida³
R.Yokeshwaran⁴,

¹Department of Electronics And Communication Engineering Prince shri Venkateshwara Padmavathy Engineering College, Chennai, India

²Department of Mechanical Engineering, IES College Of Technology, Bhopal, MP 462044 India .
research@iesbpl.ac.in

³Tashkent State Pedagogical University, Tashkent, Uzbekistan

⁴Assistant professor, Department of mechanical Engineering, K. Ramakrishnan college of technology, Tiruchirappalli, yokesys@gmail.com

Abstract— All electronic systems must function quickly in the current environment, and 80 percent of electronic chips have memory components. SRAM (Static Random Access Memory) has thus become a major key component in many VLSI Chips in order to reduce the size of the memory chips, to increase the speed, to reduce leakage current, and to increase the power efficiency. Due to its high storage density and quick access time, it has also become a popular data storage device. SRAM has been given priority in the research community due to the recent sharp development in low power and low voltage memory devices. In this study, the design and performance of SRAM and DRAM cells were analyzed. This paper outlines the development and application of modified 6T SRAM cell with increased power efficiency.

KEY WORDS: SRAM, DRAM, leakage current

INTRODUCTION

Static Random Access Memory is known as SRAM. It is a kind of semiconductor memory that uses electronic switches to store data. SRAM does not require refreshing, which makes it faster and more power-efficient than Dynamic RAM (DRAM), which always needs to do so to keep the data [1]. SRAM is frequently utilized in computer systems as a cache memory because of its quick read and write access times. Moreover, it is utilized in microcontrollers, networking hardware, and other [2-4]

* Corresponding author: yuvarajs@gmail.com

As long as power is present, each memory cell in an SRAM chip stores a binary digit. A flip-flop will retain a value after storing a bit until the opposite value is held. Despite its size, SRAM provides speedy access to data. SRAM is also available as on-chip memory[5][11].

SRAM and DRAM each have benefits. SRAM, however, frequently performs more quickly than DRAM, with access times as little as ten nanoseconds. Moreover, unlike DRAM, which requires frequent refresh, SRAM does not require this. SRAM requires a constant, modest current and uses less energy than DRAM[6][15].

Disadvantages of SRAM, typically costs more and takes up more chip real estate. There is less memory on each chip, and they are more difficult to produce. SRAM requires nearly no power when idle since the amount of power it uses depends on how frequently it is accessed. At higher rates, SRAM will nevertheless use the same amount of power as DRAM[7][13].

DRAM is a form of semiconductor memory is called dynamic random access memory (DRAM). DRAM is frequently utilized to store program code that a computer's CPU needs to function. But, DRAM is also present in workstations, servers, and personal computers. RAM enables a computer's CPU to directly access any location in the memory, as opposed to working its way through it sequentially from the beginning. Compared to other forms of storage, such hard disks, RAM offers faster access to data. Due to its proximity to the computer's core, RAM is often speedier[8][16].

LITERATURE

CONVENTIONAL SRAM CELL




Fig 1conventional 6T SRAM

The conventional [fig 2] SRAM cell structure is composed of six transistors, two cross-coupled inverters, and two access transistors [1]. The two cross-coupled inverters form a positive feedback loop, which provides the memory function. The two access transistors provide the read and write functions.[17][18]

The two cross-coupled inverters are made up of four transistors: two PMOS transistors and two NMOS transistors. The gates of the PMOS transistors are connected to the drains of the NMOS transistors, and the gates of the NMOS transistors are connected to the drains of the PMOS transistors. This creates a positive feedback loop that maintains the state of the cell, either high or low. If the output of one inverter is high, it will drive the input of the other inverter low, which will then drive the output of the other inverter high, thus maintaining the state[2][9-10].

In summary, the conventional SRAM cell structure consists of six transistors, two cross-coupled inverters, and two access transistors. The two cross-coupled inverters form a positive feedback loop, which provides the memory function, while the two access transistors provide the read and write functions[4][12]. This basic structure has been widely used for many years due to its simplicity and reliability, although newer designs that use fewer transistors have been developed to reduce power consumption and increase density[14][19].

CONVENTIONAL DRAM CELL

Dynamic Random Access Memory (DRAM) is another type of volatile semiconductor memory that is commonly used in modern digital systems. Unlike SRAM, DRAM uses a single transistor and a capacitor to store a single bit of data. In this essay, we will discuss the conventional DRAM cell structure.




Fig 2 Conventional 3T DRAM

The conventional DRAM cell structure [7] consists of a single transistor and a capacitor. The transistor is typically an NMOS transistor, and the capacitor is made up of two metal plates separated by a dielectric material. The transistor is used to access the capacitor and charge or discharge it, while the capacitor is used to maintain the stored data, which can also lead to reliability issues if the refresh cycle is not performed correctly.[20][21]

In conclusion, the conventional DRAM cell structure consists of a single transistor and a capacitor and is used to store a single bit of data. It has a smaller cell size and lower power consumption than the conventional SRAM cell structure but is slower and requires periodic refreshing to maintain the stored data. Despite its drawbacks, DRAM is widely used in applications such as main memory in computers and mobile devices due to its high density and relatively low cost per bit.

PROPOSED SYSTEM

The proposed 6T SRAM cell has less leakage current compared to the conventional 6T SRAM and 8T SRAM cell. The proposed 6T SRAM cell [6] has same performance and efficiency of the conventional SRAM cell has advantages over the power consumption.

WORKING

When the value "0" is stored in the cell, Qbar node links to VDD, M3 turns on, and M4 turns off. Qbar node charged as a result M2 turns off and the logic '1'. The voltage of the node Q will rise in a standard SRAM cell as a result of the current I_{ds-M2} , which could result in a mistake. The subthreshold current of M1 works with the subthreshold voltage VIDLE to maintain the value of the Q node. The bit-line bar must be discharged to GND when the system is in idle mode in order to maintain the Q node's value. By adopting the technology of exploiting the leakage current to retain the value "0," this cell eliminates the need to refresh the data. As result of analysing the design is highly stable when '0' is stored.

Data is 1: Q node and BLB-line are charged by VDD.The Qbar node will be dragged up to $VDD-V_{th}$ by the NMOS access transistor (M1), turning on M4, and M2 will turn on as a result. M2 and M4 will then produce positive feedback.

Data is 0: BLB-line is kept at GND, Q node is pulled up to VDD by M1 while M3 is on, and Q node is pulled down to GND by M1. Cell enters idle state after the write process is finished.

Word-line is discharged to GND when the cell is in read operation and M6 is turned on. Before reading, the bit-line is charged to VDD. Bitline will continue to operate at a high level even when Q node voltage is high. When the Q node stores the value "0," the bitline is released to GND. Then, using a sensing amplifier connected to a bit-line, we can read data.




Fig 3 6t SRAM cell proposed

RESULT AND DISCUSSION

Thus the proposed 6T SRAM cell has less static noise margin compared to the conventional 6T SRAM cell and conventional 8T SRAM cell. It has less leakage current and power consumption compared to the other two SRAM cells.




Fig 4 4T SRAM proposed schematic




Fig 5 6T SRAM proposed simulation




Fig 6 6T SRAM proposed simulation output




Fig 7 Proposed 6T SRAM cell V&I output



Fig 8 8T SRAM cell proposed tanner schematic

FOUNDRY		PROPOSED 6T SRAM CELL	CONVENTIONAL 6T SRAM CELL	8T SRAM CELL
90NM	P	0.262mw	0.155mw	0.209mw
	Idd	0.237mA	0.918mA	0.920mA
	Vdd	1.2v	1.2v	1.2v
65NM	P	0.123mw	58.533uw	81.959uw
	Idd	0.163mA	0.636mA	0.706mA
	Vdd	0.7v	0.7v	0.7v
45NM	P	0.114uw	14.461uw	17.493uw
	Idd	0.051mA	0.155mA	0.18mA
	Vdd	0.4v	0.4v	0.4v




Fig 9 VI characteristics of SRAM in Tanner

TABLE 1 Comparison of SRAM cell power consumption

CONCLUSION

So the proposed method of 6T SRAM consumes less power compared conventional 6T and 8T SRAM cell, it is as efficient as the conventional SRAM and DRAM. This research introduces a novel, 65nm-based, very stable 6T-SRAM. Only one bitline is functional in each operation, and this new structure uses separate write and read operation modes. As a result, the new cell uses less power, which is crucial for cache.

The new cell cuts power usage by around 22.56%, according to simulation results. Word-line voltage remains at V_{idle} when the cell is in idle mode. Without using a refresh cycle, the cell saves data vialeakage current and positive feedback. By segregating read and write operations, the novel structure improves the static noise margin.

REFERENCE

1. Y. Murali Mohan Babu, Suman Mishra, K. Radhika., proposed the title “Design Implementation and Analysis of Different SRAM Cell Topologies” that was published in the year of 2021 by the journal of 2021 International Conference on Emerging Smart Computing and Informatics (ESCI).
2. Hansraj, Alka Chaudhary, Ajay Rana., proposed the title “Ultra Low power SRAM Cell for High Speed Applications using 90nm CMOS Technology” that was published in the year of 2020 by the journal of 8th International Conference on Reliability, Infocom Technologies and Optimization (ICRITO).
3. Tanisha Gupta, Pankaj Naik., proposed the title “Comparative Analysis of 2T, 3T and 4T DRAM CMOS Cells” that was published in the year of 2017 by the journal of the IEEE Custom Integrated Circuits Conference.
4. V. Rukkumani, M. Saraanakumar, K. Srinivasan., proposed the title “Design and Analysis of Sram Cells for Power Reduction Using Low Power Techniques” that was published in the year of 2016 by the journal of the IEEE Custom Integrated Circuits Conference.
5. Cagla Cakir, Mudit Bhargava, Ken Mai., proposed the title “6T SRAM and 3T DRAM Data Retention and Remanence Characterization in 65nm bulk CMOS” that was published in the year of 2012 by the journal of the IEEE Custom Integrated Circuits Conference.

6. T. Gupta and P. Naik, "Comparative analysis of 2T, 3T and 4T DRAM CMOS cells," 2017 International Conference on Information, Communication, Instrumentation and Control (ICICIC), Indore, India, 2017.
7. S. Akashe, A. Mudgal and S. B. Singh, "Analysis of power in 3T DRAM and 4T DRAM Cell design for different technology," 2012 World Congress on Information and Communication Technologies, Trivandrum, India, 2012.
8. P. Kushwah, N. Saxena, S. Akashe and Saurabh, "Reduction of Leakage Power & Noise for DRAM Design Using Sleep Transistor Technique," 2015 Fifth International Conference on Advanced Computing & Communication Technologies, Haryana, India, 2015.
9. P. Bikki, M. K. R. T, M. Annapurna and S. Vujwala, "Analysis of Low Power SRAM Design with Leakage Control Techniques," 2019 TEQIP III Sponsored International Conference on Microwave Integrated Circuits, Photonics and Wireless Networks (IMICPW), Tiruchirappalli, India, 2019.
10. S. H. Choudhari and P. Jayakrishnan, "Structural Analysis of Low Power and Leakage Power Reduction of Different Types of SRAM Cell Topologies," 2019 Innovations in Power and Advanced Computing Technologies (i-PACT), Vellore, India, 2019.
11. Vijayaraja L., Gokulnath B., Sai Ganapathy S., Dhanasekar R., Kesavan R.,(2018),"Modified SEPIC converter based PV Inverter for Power Quality Improvement",7th IEEE International Conference on Computation of Power, Energy, Information and Communication, ICCPEIC 2018,Vol.2018-January,no.,pp.280-285.doi:10.1109/iccpeic.2018.8525223
12. Senthilkumar K.K., Kumarasamy K., Dhandapani V.,(2021),"Approximate Multipliers Using Bio-Inspired Algorithm",Journal of Electrical Engineering and Technology,Vol.16,no.1,pp.559-568.doi:10.1007/s42835-020-00564-w
13. Slacer P.P., Priyadharshini R.I., Benila A., Rajam P.P., Jacob J.J.,(2022),"A contemporaneous input vector monitoring Bist architecture using memory",AIP Conference Proceedings,Vol.2393,no.,pp.-.doi:10.1063/5.0074185
14. Harish R., Indira G., Kalapriyadarshini G., Valarmathy A.S., Chandrakala P.,(2022),"Analysis and implementation of DC power and appliances in conjunction with solar for large independent units",AIP Conference Proceedings,Vol.2393,no.,pp.-.doi:10.1063/5.0079651
15. Srinivasan V., Varshad Venkatraman R., Senthil Kumar K.K.,(2013),"Schmitt trigger based SRAM cell for ultralow power operation-a CNFET based approach",Procedia Engineering,Vol.64,no.,pp.115-124.doi:10.1016/j.proeng.2013.09.082
16. Prof. Virendra Umale. (2020). Design and Analysis of Low Power Dual Edge Triggered Mechanism Flip-Flop Employing Power Gating Methodology. International Journal of New Practices in Management and Engineering, 6(01), 26–31.
17. Dr. Bhushan Bandre. (2013). Design and Analysis of Low Power Energy Efficient Braun Multiplier. International Journal of New Practices in Management and Engineering, 2(01), 08–16.
18. Vijay, J. ., & Hema, L. K. . (2023). Analysis of Solid-State Transformer Enabled Hybrid Microgrid using Resilience Energy Amendment Control Algorithm. International Journal of Intelligent Systems and Applications in Engineering, 11(2), 572–581.
19. Karthikeyan, A., Balaji, S. ., Santhakumar, R. ., Rajalakshmi, S. ., & Jayakrishnan, P. . (2022). A Leakage Reduction Charge Pump based Domino Logic for Low Power VLSI Circuits. International Journal of Intelligent Systems and Applications in Engineering, 10(4), 211–215.
20. Eamani, R. R. ., & Kumar, N. V. . (2023). Design and Analysis of Multiplexer based Approximate Adder for Low Power Applications. International Journal on Recent and Innovation Trends in Computing and Communication, 11(3), 228–233.

21. C. S., S., Kunju, N. ., & Shahul Hameed, T. A. . (2023). Design and Simulation of Two Stage Wideband CMOS Amplifier in 90 NM Technology. *International Journal on Recent and Innovation Trends in Computing and Communication*, 11(2s), 249–258.