

# Approximate Multiplier based on Low power and reduced latency with Modified LSB design

K.K.SenthilKumar<sup>1\*</sup>, R.Vignesh<sup>1</sup>, V.R.Vivek<sup>1</sup>, Mr.Jagdish Prasad Ahirwar<sup>2</sup> Khamdamova Makhzuna<sup>3</sup> R. Ram kumar<sup>4</sup>,

<sup>1</sup>Department of Electronics and Communication Engineering  
Prince Shri Venkateshwara Padmavathy Engineering College,  
Chennai, TamilNadu, ndia

<sup>2</sup>Department of Mechanical Engineering, IES College Of Technology,  
Bhopal, MP 462044 India. [research@iesbpl.ac.in](mailto:research@iesbpl.ac.in)

<sup>3</sup>Tashkent State Pedagogical University, Tashkent, Uzbekistan.  
[hamdamovamahzuna@gmail.com](mailto:hamdamovamahzuna@gmail.com)

Assistant professor, Department of mechanical Engineering, K. Ramakrishnan college of technology, Tiruchirappalli, [rramkumar664@gmail.com](mailto:rramkumar664@gmail.com)

**Abstract**—The devised approximation multiplier can adapt the precision and processing power needed for multiplication at run-time based on the needs of the user. To decrease error distance, we also suggest a straight forward error compensation circuit. There are two types of approximate multipliers. Dynamic voltage scaling can be used for the first kind, which controls the timing route of the multiplier. If the voltage is lower, the critical path will take longer to complete. As a result, when the time path is violated, errors occur and approximated results are produced. These conditions involve redesigning precise multiplier circuits like the Wallace Tree Multiplier and Dadda Tree Multiplier in order to change the functional behaviors of multipliers. Most of the earlier research on rebuilding multipliers suggested erroneous m-n compressors, which have m inputs and produce outputs. It dynamically reduces the area covered under the multiplier LSB which enables the MSB in accurate manner and LSB in approximate manner. This convolutional system approach is regarded to sequentially cover up more than 32 bit multiplier. Since the accompanied circuit reduces the area by 10 times less than original multiplier, this conventional unit is regarded as an able circuit in the segment. Since the process of compressing partial products absorbed the majority of the multiplier energy and resulted in a considerable route delay, these incorrect compressors were utilized to compress the partial products within multiplication. These functionalities are overcome through our experimental setup.

**Keywords**—

*Approximate Multiplier, LSB, partial product, convolution, critical path*

## INTRODUCTION

Multipliers are one of the most important arithmetic functional units in numerous applications including digital signal processing (DSP), computer vision, multimedia processing, image identification, and artificial intelligence[1]. These applications frequently require additional multiplications, which devour a significant amount of power. If the intended apps allow for mistake tolerance or are linked to human

---

\*Corresponding Author: [senthilkumar.k.k.ece@psvpec.in](mailto:senthilkumar.k.k.ece@psvpec.in)

sensibilities, one method to reduce a multiplier's power usage is to estimate multiplication [2][12]. Due to human sense constraints, such as a limited sight span and auditory spectrum, accurate calculation results aren't required. As an outcome, numerous studies have suggested approaches to minimizing multiplier circuit power consumption[3-5].

There are various sequences in the literature on approximate multipliers that are employed to calculate the product of binary values with some degree of error tolerance [6][8]. Approximation multipliers incorporate the reduced multiplier, approximate Booth multiplier, approximate exponential multiplier, approximate carry-select multiplier, and approximate multi-operand adder tree. Each method includes some error in the output but also offers advantages such as decreased energy consumption, area, and latency [7] [15]. The approximate multiplier to be used is decided by the application's particular specifications for reliability, energy consumption, and productivity.

## LITERATURE

Scaling the initial voltage, a bridge some partial product rows, establishing facilitating multiplier equations, and utilizing approximation compressors to reduce the amount of partial product rows are all methods for creating approximate multipliers[2][13]. The performance of approximate multipliers has been studied in several research articles. In general, an approximate multiplier's reliability is quantified in terms of mean relative error (MRE) and mean absolute error (MAE). (MAE). Power consumption is calculated using dynamic power and leaky power.

### A. DYNAMIC VOLTAGE SCALING

The voltage scaling technique was used for modifying the logic gates' supply voltage, which helped to reduce power usage. The Theoretic [1] represents the CNN Process which contaminate the input voltage under the consequential strategies and aligns in better terms. Similarly in [4][16] concatenates on Dynamic configuration of Voltages. Meanwhile [5][17] derails the filter's input parameters under FIR applications. If the supply voltage was less than the required nominal voltage, there would be a timing violation, leading to approximate results. However, if a timing violation occurred in one of the essential pathways, the erroneous value maybe very significant.

### B. TRUNCATING MULTIPLIER

To shorten the carry propagation length, approximation multipliers were created by truncating partial product columns close to the least significant bit (LSB) column. In [2], the approximate dual channel comprised based on the truncation formation basis. This varies on with [3] as delay is propagated on partial product generation thoroughly. Similarly [6], quantized the neural network simulation under the RTL schematics. The weight of the partial product decreased as the partial product got closer to the LSB column. Because the weights of truncated partial products were petite in [7], the error distance would have been short.[19]

### C. WALLACE TREE MULTIPLIER

Accurate 2-2 compressors (half-adder) and 3-2 compressors (full adder) were employed in a Wallace tree multiplier to reduce the number of rows of incomplete products. The convinced

model also attributes over the conventional requirements [8] where encryption are parallelized. To build a more regular arrangement which [9][14],accurate4-2 compressor scan also be implemented in a Wallace Tree Multiplier. To obtain the final result, the decreased partial products are added together by a carry propagating adder. Most, earlier work produced approximation compressors modified from the accurate4-2 compressor [10] because to its popularity. The subsequent section goes over the specifics of the accurate and approximate compressors.[21]

D. DADDA MULTIPLIER

The Dadda multiplier works by dividing down multiplication into smaller subtasks that are subsequently carried out in parallel. The pre-luminary basis are confiscated over this equential terms [11] under the discrete mathematical equation over the referential base. To execute the multiplication, it leverages a series of half-adders, full-adders, andcarry-saveadders. The Dadda multiplier's key advantage is its speed and efficiency. While employing fewer logicgates, it can perform multiplication faster than other types of multipliers, such as the Booth multiplier or the Wall ace tree multiplier.[20]

METHODOLOGY

Designing an approximation multiplier entails constructing a digital circuit that compromises precision for speed and power efficiency. There are various processes to designing an approximation multiplier. First, the critical route in the circuit with the longest delay must be identified and shortened. The maximum permitted error, given as a percentage of the exact result, must then be calculated. Then, to simplify the circuit and reduce power consumption,an approximation approach such as truncation, rounding, or pruning is chosen.

A. EXISTING SYSTEM

Numerous contemporary approximation multiplier systems have been proposed in the academic literature. These systems were constructed with speed and power economy in mind, making them appropriate for particular applications. Statistical approaches, such as Monte Carlo simulations, are commonly used to calculate the maximum permitted error and optimize the approximation strategy utilized. Another method is to use machine learning techniques to build models that can anticipate the outcome for new inputs. Specific approximate multiplier designs, such as the Fast Approximate Multiplier and the Quasi-Delay-Insensitive Approximate Multiplier, have also been presented, each with its own set of advantages and disadvantages.





FIG1-Accurate4-2Compressor

This above Figure1consulates the Accurate4-2 compressor which establish a conditional envision of the multiplier segment, thus by rejuvenating the sequences of each terminal in the processor. There by, preemptive parameters of the Arithmetic unit complies the testified segments of each configuration.

A. PROPOSEDSYSTEM

Updating a multiplier's Least Significant Bit (LSB) referred in Fig 2, can have an enormous impact on the outcome of the multiplying. The multiplying process is a crucial process in digital signal processing that is implemented in a variety of methods. The LSB can be altered to minimize the hardware in tricity of the multiplication circuit or to improve its efficiency even further. The lowest common multiple (LSB) of a multiplier represents the minimal number of two used while multiplying. When it is altered, the weight of this power divided into two varies, determining the result of the multiplication. When a multiplier's LSB changes from 0to1, the outcome of the multiplication improves by the multiple and number. The MSB significantly demean ours the entire structure of the partial product specific throughout. This Elaboration terms engage the criteria to adjust 3bit signal in the system.

Approximately 4-2 compressor in Fig 3 divides the system regions into the defined route of each bit of the resulting system which interleaves the partial products present in it.



**Figure2–ModifiedLSB**

.This frequently details the purpose of alternative sequence implementation in earthly terms. The suggested 4-2 approximation compressor design is shown below. Examples are used to create W1-W4 from four sources X1 - X4. (1) - (4). Because an incorrectly calculated carry bith as a greater error distance than an erroneously determined sum bit, i.e., an incorrect carry bit sets twice the ED of an incorrect sum bit, the carry bit in the proposed compressor was meant to be properly generate data llinstances. Equations in the segment (5)-(8) simplified the sum and carry terms. The transfer bit will become 1 if all three conditions are satisfied.

$$W_1=X_1ANDX_2 \tag{1}$$

$$W_2=X_1ORX_2 \tag{2}$$

$$W_3=X_3ANDX_4 \tag{3}$$

$$W_4=X_3ORX_4 \tag{4}$$

$$W_5=W_1ORW_3 \tag{5}$$

$$W_6=W_2ANDW_4 \tag{6}$$

$$Carry = W_5ORW_6 \tag{7}$$


In the prescribed equation on the terminals, which annihilate the consequence of the compressor entirely throughout theterms.Eachequationverifiedcredentialspecifieddeterministically synchronized referenced in contrast with the numerous. Thereby impersonating the sum generated in the terminal which constipates the instance of regulating the interrupt flow of instructions.

The accurate 4-2 compressor in Fig 3, the sum bit is created by four XOR gates embedded within the two full adders. The consequent sum bit can be generated in the

proposed compressor by devouring W2 and W4 into a 2-input XOR gate, which incorporates the signals employed for creating the carry bit. They can save circuitry a region and the static power by providing identical signals. To achieve high accuracy, W5 is appended alongside the signal used to distinguish between these two scenarios before it is introduced into the XOR gate. If X1 and X2 are both 1, then W2 and W5 will also be equal to 1, and the aggregate bit will be 0 XOR W4, leading to W4 as the sumbit.

$$Sum=W_5\;XOR\;W_2\;XOR\;W_4$$

(8)



**Figure3-**Approximate4-2Compressor

This Entirely envelopes the credentialed impaired sequence of the system which bifurcates the instinctual parametric of there phrased system around the LSB segment. In this case,the number of bits that need to be considered are only X3 and X4. However, when all four inputs are 1, the sum bit turns out to be 1 , resulting in the error distance of 1.Inabinary number representation, the least significant bit (LSB) is the lowest value. When the LSB comprises an error, it indicates that the number with the lowest value has been altered. For example, if the LSB in a binary number is 0, an error in the LSB could cause it to be changed to 1, resulting in a new number with an alternative significance.

**TABLE1:TruthTableofProposed4-2Compressor**

X4	X3	X2	X1	Carry	Sum	Diff
0	0	0	0	0	0	0
0	0	0	1	0	1	0
0	0	1	0	0	1	0
0	0	1	1	1	0	0
0	1	0	0	0	1	0
0	1	0	1	1	0	0
0	1	1	0	1	0	0
0	1	1	1	1	1	0
1	0	0	0	0	1	0
1	0	0	1	1	0	0
1	0	1	0	1	0	0
1	0	1	1	1	1	0
1	1	0	0	1	0	0
1	1	0	1	1	1	0
1	1	1	0	1	1	0
1	1	1	1	1	1	-1

Table 1 represents the consolidated sequential of the output per formed over the preemptive essence of the each bit signified.

RESULT&DISCUSSION

The simulation elaborates the multiplication of the 2-4 bit numbers which compensates the technical terminal store tard the computational mechanism of the Arithmetic Unit throughout the segment. The intercepting value present in the output segment impulses several outcome to attain the necessary requirements under Image processing unit. Usually several conditional entities enhanced which sequentially provisions the systematic approach to enhance the arithmetic unit of the multiplier. The given output is basically representation under thereferenced tabular format of binary units. Exceptions are similar to the HA and FA cases when all the conditions are false for a given unitthen ED=1succeed sin the outcome in Fig4.



Figure4–8BitMultiplier Output Simulation

Table2-Parametric Differences

PARAMETER S	EXISTING(WALLAC ETREE)	PROPOSE DSYSTEM
No.ofXOR Gates	104asMinimum Requirement	100 asMaximum Requirement
NetDelay	Processedaround9.00ns	Processed at7.92ns
PowerUsage	DynamicPower:0.540W QuiescentPower:0.270W	Dynamic Power:0.360W Quiescent Power :0.190W
Average Fan-Outfor Non-Clocknets	4.66	3.62
No. of SlicedLUTsRegister	79	74

Table 4 analyses the outcome of each parameter dipped in both conventional and proposed system. However some of constrains are definitely considered in Erroneous Result Bits which negate the Output in general.

The Maximum error distance is confine dat 2 Bits over allin general which preemptively envelopes the Partial product of each destined negation system thus propagating the moral sequence of every single bit. At Random, usually a 0 & a1and b 0&b1are responsible for the errors in the PPD1terminals.

(a[1]&b[0]) & (a[0]&b[1])=c[0] (9)

! c[0]= s[0] (10)

PPD1= s[0] &PPD0 (11)

Table3–Error Rate in Distance

Errors	PPD1	PPD2	Approximate4-2Compressor
Error Distance=1	16Bits	8Bits	4Bits(Position 5)
Error Distance=2	4 Bits	4Bits	2Bits

Table 3 indicates the Error proximity in the segment which there by high lights the instance. Above equation (9) and

(10) confisgate direct negation with a[0],a[1]=1,1andb[0],b[1]=1,0orviceversa.Thus leading to the errors acrossPPD1.

Whereas PPD2 confines of the Modified Full Adder which propagates high complexity in the circuit which contemptibly analyzes the logic flow in the segment of the architecture, there by insulating the values throughout.

(a[2]&b[0])^(a[1]&b[1])=s[1] (12)

((a[0]&b[2])&s[1])|(c[0]&s[1])|(c[0]&(a[0]&b[2]))=c[2](13)

! c[2]= s[2](14)

s[2]&(s[1]|(a[0]&b[2]))=PPD2(15)

From those equation (12)–(15),it significantly suggest the use of slightly complex no. of gates but still no. of gates and operation in this module is far enhanced than in the XOR operation. Significance of the Error rate is empowered when ((a[0]&b[2]))both have 0 bit elements which considerably envelopes the 0 value irrespective of the Outcome.

While Approximate Compressor illustrates the bipolar conditions in the system where all‘1’s are sequentially reprimanded under error correction. However sequential arrangements are generated in terms with the compressor, there by listing only some 4bits in the segment throughout. Which sequentially updates5/128<sup>th</sup> of ever yof2<sup>n</sup> Bits in the Segment.

CONCLUSION

The construction of an approximation multiplier using a high precision approximate4-2 compressor is suggested in this research. A simple error compensation circuit is employed to minimize the error distance. The proposed compressor convincingly reduces the complexity around the system thereby reducing the no. of XOR gates used during processing. However each input cannot be advocated to perform which attains the brief subjection of conditional entities for an Error less terminals. Each PPD generated is under the carry influence procured in the initial stages. The suggested multiplier has the lowest mean

error distance and lowest average power usage when compared to other approximation multipliers. It is employed in CNN inference using VGG11 and Alex Net as the models to illustrate efficacy, and it exhibits significant power consumption decrease with minimal accuracy loss

## REFERENCE

- [1] CNN Inference Using a Preprocessing Precision Controller and Approximate Multipliers With Various Precisions, Received December10,2020,accepted December 28, 2020, date of publication January 5, 2021,date of current version January 13,2021.
- [2] A Low-Power and High-Accuracy Approximate Multiplier With Reconfigurable Truncation, Fang-Yi Gu;Ing-Chao Lin; Jia-Wei Lin Date of Publication: 30 May2022, Publishedin:IEEE Access (Volume:10), DOI:10.1109/ACCESS.2022.3179112
- [3] Approximate Multiplier Design Using Novel Dual-Stage4:2Compressors, Pranose J.Edavoor, Sithara Raveendran, and Amo ID. Rahulkar, This work was supported by the Science and Engineering Research Board(SERB),Department of Science and Technology, Government of India, under Grant ECR/2016/001352.
- [4] Variable Precision Multiplier and Accumulator Unit for Digital Filter Applications, Neelima K, Satyam, that was published in the year 2022 by IEEE International Conference on Distributed Computing, VLSI, Electrical Circuits and Robotics(DISCOVER).
- [5] Performance Analysis of Paralle IFIR Digital Filter Based on Even Symmetric Fast FIR Algorithm using Different Adders, SNarendran, BT Geetha,that was published in the year 2021 by5th International Conference on Electronics, Communication and Aerospace Technology(ICECA).
- [6] Are configurable Approximate Multiplier for Quantized CNN Applications, Chuliang Guo1,LiZhang1,XianZhou1,WeikangQian2,ChengZhuo1 that was published in the year 2020 by 25th Asia and South Pacific Design Automation Conference(ASP-DAC).
- [7] ModifiedHighSpeed32-bitVedicMultiplierDesignandImplementation,M.BalaMurugesh;S.Nagaraj;J.Jayasree; G.Vijay Kumar Reddy that was published in the year 2020 by International Conference on Electronics and Sustainable Communication Systems(ICESC).
- [8] A review paper on different multipliers based on their different performance parameters;Binta Lamba, Anurag Sharma that was published in the year 2018 by 2<sup>nd</sup> International Conference on Inventive Systems and Control(ICISC).
- [9] Low-Complexity VLSI Design of Large Integer Multipliers for Fully Homomorphic Encryption that was published in the year 2018 by IEEE Transactions on Very Large Scale Integration (VLSI) Systems ( Volume: 26,Issue: 9,September2018)
- [10] Approximate Multipliers with Dynamic Truncation for Energy Reduction via Graceful Quality Degradation; Fabio Frustaci, Stefania Perri, Pasquale Corsonello, Massimo Alioto was published in 2020 by IEEE Transactions on Circuits and Systems II.
- [11] An Area and Delay Efficient Logarithmic Multiplier, NavtejaAlla and Syed Ershad Ahmed Department of Electrical Engineering, BITS Pilani, Hyderabad



Campus, Hyderabad, Indiasyed@hyderabad.bits-pilani.ac.in, 2020 International Conference on Contemporary Computing and Applications (IC3A) Dr.A.P.J.AbdulKalam Technical University, Lucknow. Feb 05-07, 2020

- [12] Senthilkumar K.K., Kumarasamy K., Dhandapani V., (2021), "Approximate Multipliers Using Bio-Inspired Algorithm", *Journal of Electrical Engineering and Technology*, Vol.16, no.1, pp.559-568. doi:10.1007/s42835-020-00564-w
- [13] Rajesh G., Raajini X.M., Kritika N., Kavinkumar A., Sagayam K.M., Som M.M., Wahab M.H.A., (2022), "Achieving Longevity in Wireless Body Area Network by Efficient Transmission Power Control for IoMT Applications", *International Journal of Integrated Engineering*, Vol.14, no.3, pp.80-89. doi:10.30880/ijie.2022.14.03.009
- [14] Schmitt trigger based SRAM cell for ultralow power operation-a CNFET based approach
- [15] Aravind A.R., Senthilkumar K.K., Vijayalakshmi G., Gayathri J., Kalanandhini G., (2022), "Study on modified booth recoder with fused add-multiply operator", *AIP Conference Proceedings*, Vol.2393, no., pp.-. doi:10.1063/5.0074212
- [16] Prof. Virendra Umale. (2020). Design and Analysis of Low Power Dual Edge Triggered Mechanism Flip-Flop Employing Power Gating Methodology. *International Journal of New Practices in Management and Engineering*, 6(01), 26–31.
- [17] Dr. Bhushan Bandre. (2013). Design and Analysis of Low Power Energy Efficient Braun Multiplier. *International Journal of New Practices in Management and Engineering*, 2(01), 08–16.
- [18] Vijay, J. ., & Hema, L. K. . (2023). Analysis of Solid-State Transformer Enabled Hybrid Microgrid using Resilience Energy Amendment Control Algorithm. *International Journal of Intelligent Systems and Applications in Engineering*, 11(2), 572–581.
- [19] Karthikeyan, A., Balaji, S. ., Santhakumar, R. ., Rajalakshmi, S. ., & Jayakrishnan, P. . (2022). A Leakage Reduction Charge Pump based Domino Logic for Low Power VLSI Circuits. *International Journal of Intelligent Systems and Applications in Engineering*, 10(4), 211–215.
- [20] Eamani, R. R. ., & Kumar, N. V. . (2023). Design and Analysis of Multiplexer based Approximate Adder for Low Power Applications. *International Journal on Recent and Innovation Trends in Computing and Communication*, 11(3), 228–233.
- [21] C. S., S., Kunju, N. ., & Shahul Hameed, T. A. . (2023). Design and Simulation of Two Stage Wideband CMOS Amplifier in 90 NM Technology. *International Journal on Recent and Innovation Trends in Computing and Communication*, 11(2s), 249–258.