

# 3D SELF-ALIGNED FABRICATION OF SUSPENDED NANOWIRES BY CRYSTALLOGRAPHIC NANOLITHOGRAPHY

Erwin J.W. Berenschot<sup>1</sup>, Yasser Pordeli<sup>1</sup>, Lucas J. Kooijman<sup>1</sup>, Yves L. Janssens<sup>1</sup>,  
Roald M. Tiggelaar<sup>2</sup>, and Niels R. Tas<sup>1</sup>

<sup>1</sup>Mesoscale Chemical Systems, MESA+ Institute, University of Twente, The Netherlands

<sup>2</sup>NanoLab, MESA+ Institute, University of Twente, The Netherlands

## ABSTRACT

Known templating procedures mostly create out-of-plane nanowires where individual connections at both ends are complicated. Here we introduce a templating procedure for wafer scale fabrication of in-plane nanowires. The template fabrication process employs two simple interference lithography masking patterns and relies on self-aligned crystallographic processing. In-plane nanowires with diameters down to 10 nm can be fabricated wafer scale through this 3D templating procedure. As a first demonstration arrays of suspended silicon nitride wires have been created.

## KEYWORDS

Corner lithography, nanowires, templating, 3D, silicon crystal

## INTRODUCTION

Templated nanowire growth is a relative old technique, initially based on track-etched membranes [1] as well as anodic aluminum oxide (AAO) porous membranes [2]. Nanowires are typically oriented out-of-plane and connecting both ends is challenging. Typical diameters are at least tens of nm. Several procedures have been developed for *silicon* in-plane nanowires, typically using (advanced) lithography and silicon-on-insulator (SOI) substrates for defining the wire thickness and for release etching through oxide dissolution [3, 4]. Here we introduce an in-plane templating procedure with nm accuracy over the complete wafer for standard p-type silicon substrates, yielding nanowires in the 10 nm diameter range. More in detail, convex corner lithography [5, 6], an emerging self-aligned nanopatterning technique, is employed to create nano-cavities at the apex of silicon wedges [6]. Essential steps have been added to this basic scheme to create a template for suspended nanowires of ~100 nm length, and to create a strategy for controlled release etching. The complete procedure has been tested by creating arrays of suspended silicon nitride nanowires.

## EXPERIMENTAL

### Approach

Fig. 1 shows the basic steps for the template formation. Initial wedges are formed from a line pattern in silicon nitride, used as a hard mask for anisotropic etching of the (100)-silicon substrate, followed by LOCOS and another anisotropic silicon etching step [7]. Cavities are formed by “convex corner lithography” combined with anisotropic etching [6]. Nanowires are then formed in the cavities through “irreversible processing”, i.e. conformal

deposition of silicon nitride in confined space followed by isotropic etching (Fig. 2). This isotropic etching is performed through planar windows which are defined in a hard mask, as to define the finite length of the nanowires and their suspension. The hard mask stack consists of amorphous silicon on top of silicon nitride in which the pattern is created through interference lithography (DTL: displacement Talbot lithography). The same masking apertures are used to expose the silicon side walls. Exposed silicon is then etched in KOH to release the nanowires (fig. 2).

### Details of template cavity fabrication

Boron doped (100) oriented silicon (Si) wafers (5-10  $\Omega$  cm, 100mm diameter, 525  $\mu$ m thick, one-side polished, Okmetic, Finland) are used to fabricate wafer scale wedges combining DTL with reactive ion etching and anisotropic wet-chemical etching. Stoichiometric silicon nitride ( $\text{Si}_3\text{N}_4$ ) is used as a hard mask for anisotropic etching of Si to form V-grooves followed by local-oxidation-of-silicon (LOCOS), stripping of  $\text{Si}_3\text{N}_4$ , and anisotropic etching of Si to form wedges, as shown in fig. (1a). Subsequently, low temperature (800°C steam) thermal oxidation is performed to grow  $\text{SiO}_2$ , as shown in fig. 1b. Timed isotropic thinning of  $\text{SiO}_2$  is performed in 1% hydrofluoric acid (HF) to only expose the apices or the convex corners, shown in fig. 1c. Finally, the exposed apices are etched selectively in tetramethylammonium hydroxide (TMAH) to form cavities with free standing  $\text{SiO}_2$  flaps, as shown in Fig. 1d [6].




Figure 1: Process flow for template cavity fabrication. Starting from the silicon wedge array (a), a low temperature thermal oxidation follows (b), then HF thinning of  $\text{SiO}_2$  (c) and finally TMAH etching of silicon (d). Adapted from [6] with permission.

### Details of suspended nanowire formation

The substrate containing the wedge based cavities were standard pre-furnace cleaned by means of fuming 99% nitric acid ( $\text{HNO}_3$ ) (2x 5 min) and boiling 69%  $\text{HNO}_3$  (10 min). Low pressure chemical vapor deposition (LPCVD; Tempres horizontal diffusion system, type TS6604, 800 °C, 200 mTorr, 22 sccm  $\text{SiH}_2\text{Cl}_2$ , 66 sccm  $\text{NH}_3$ , 17 min) was carried out to conformally grow  $13.1 \pm 0.1$  nm  $\text{Si}_3\text{N}_4$  to embed the cavities. Next, amorphous silicon (a-Si) of  $14.3 \pm 0.8$  nm was conformally deposited using LPCVD (Tempres horizontal diffusion system, 550 °C, 250 mTorr, 50 sccm  $\text{SiH}_4$ , 6min 30s) to serve as a hard mask for patterning  $\text{Si}_3\text{N}_4$ . Next, a  $\text{Si}_3\text{N}_4$  layer of  $12.4 \pm 0.2$  nm was conformally deposited using LPCVD to be used as a hard mask for a-Si patterning. Subsequently, ~200 nm bottom anti-reflective coating (BARC, Barli-II) was spin coated at 3000 rpm for 45s followed by pre-exposure bake at 185 °C for 60s. Then ~160 nm positive-tone photo-resist (PFI:88, 1:1 PFI: PGMEA (propylene glycol monomethyl ether acetate – Sumitomo Chemical Co., Ltd.) was spin coated at 4000 rpm for 45s followed by pre-exposure bake at 90 °C for 60s. An advanced interference lithography technique DTL (PhableR 100C, Eulitha, Switzerland) was carried out. A phase-shift mask with gratings featuring a pitch of 500nm was aligned perpendicular to the substrate of nano- wedges. The photoresist was exposed at a wavelength of 375 nm with an intensity of  $0.98 \text{ mW cm}^{-2}$  for 75s at a Talbot distance of 3  $\mu\text{m}$  and a gap spacing of ~65  $\mu\text{m}$ . After DTL, the substrate was post-exposure baked at 110 °C for 60s followed by resist development in TMAH (OPD4252, Arch Chemicals) solution for 60s (substrate submerged two times for 30s in separate beakers). Next, the photoresist pattern was transferred into the BARC layer using a conductively coupled plasma RIE system (25W, 50 mTorr, 50 sccm  $\text{N}_2$ , 6 min 50s; Tetske home-built system). Prior to RIE, the chamber was pre-cleaned by wiping it with organic solvent, followed by oxygen plasma cleaning for 10 min (100W, 50mTorr, 50 sccm  $\text{O}_2$ ). The etching was timed as such that the BARC layer was removed only from the apex of the nanowedges to expose  $\text{Si}_3\text{N}_4$  layer whereas the concave corners were still protected. Next, the  $\text{Si}_3\text{N}_4$  layer was etched for 60s in the same RIE chamber (25W, 10 mTorr, 25 sccm  $\text{CHF}_3$ , 5 sccm  $\text{O}_2$ ; Tetske home-built system) to expose the a-Si layer, as shown in fig. 2a. The photoresist and BARC layer were stripped using an oxygen plasma (TePla 300) for 45 min, followed by 10 min Piranha cleaning (mixture (95 °C) of sulphuric acid ( $\text{H}_2\text{SO}_4$ ) and hydrogen peroxide ( $\text{H}_2\text{O}_2$ ) in a volumetric ratio of 3:1). Next, the substrate was etched in 1% HF at room temperature for 60s to remove native oxide from the surface of the exposed a-Si. The substrate was then placed in 20 wt.% potassium hydroxide (KOH) solution at 21 °C to selectively etch a-Si for 40s, as shown in fig. 2b. After KOH, the substrate was cleaned for 20 min to remove alkali-residue in RCA-2 (mixture (80 °C) of 36% hydrochloric acid (HCl), 31% hydrogen-peroxide ( $\text{H}_2\text{O}_2$ ) and demineralized water (DI water) in a volumetric ratio of 1:1:5). Next, the substrate was etched in 1% HF at room temperature for 20s to remove native oxide on top of the exposed  $\text{Si}_3\text{N}_4$  layer. The substrate was then placed in a solution of 85 wt.%  $\text{H}_3\text{PO}_4$  at 140°C to isotropically thin

the  $\text{Si}_3\text{N}_4$  layer at a pre-determined etch-rate of 2.0 nm/min. The substrate was timed for 7 min to leave the  $\text{Si}_3\text{N}_4$  layer only in the cavities, shown in Figure 2c. Next, the exposed  $\text{SiO}_2$  layer was etched in 1% HF at room temperature for 30s followed by etching of Si in 20% KOH at 21 °C for 8 min 30s to release the  $\text{Si}_3\text{N}_4$  nanowires. The substrate was then carefully freeze dried to not damage the suspended  $\text{Si}_3\text{N}_4$  nanowires. The freeze drying process includes rinsing in isopropanol and cyclohexane followed by freeze drying at -7 °C under a nitrogen flow.




Figure 2: Process flow for finite length nanowire creation and release. a) After patterning the a-Si hard mask in 20% KOH, the silicon nitride is thinned in  $\text{H}_3\text{PO}_4$  solution (b) - > c). After HF removal of the  $\text{SiO}_2$  stop layer, the exposed silicon is etched in 20% KOH at room temperature, followed by rinsing and freeze drying (d).

## RESULTS AND DISCUSSIONS

The windows for removing silicon from underneath the nanowires by anisotropic etching, are created by a hard mask layer stack composed of  $\text{Si}_3\text{N}_4$ /a-Si/ $\text{Si}_3\text{N}_4$ . Post to DTL and RIE (of BARC) the top layer of  $\text{Si}_3\text{N}_4$ , which is 12.4 nm thick, is opened with RIE. Via openings in this  $\text{Si}_3\text{N}_4$  film, the underlying a-Si is selectively etched (patterned) using KOH. Post to cleaning steps, the bottom layer of  $\text{Si}_3\text{N}_4$  (14.3 nm thick) is isotropically thinned, such that only in the cavities  $\text{Si}_3\text{N}_4$  remained (i.e. non-suspended  $\text{Si}_3\text{N}_4$ -nanowires), followed by KOH-etching. By

performing this sequence, the complete top layer of  $\text{Si}_3\text{N}_4$  is removed during the HF thinning step, whereas the a-Si film and bulk-Si underneath the  $\text{Si}_3\text{N}_4$ -nanowires are removed during the KOH-step. Thus, the hard mask applied for realizing suspended  $\text{Si}_3\text{N}_4$ -nanowires in designated windows is a stack of three films, of which the top layer  $\text{Si}_3\text{N}_4$  (deposited after a-Si) has to be thinner than the bottom layer  $\text{Si}_3\text{N}_4$  (deposited at first).

Fig. 3 shows a TEM cross section of the templates after conformal filling with silicon nitride. The silicon oxide used for the convex corner lithography initially was grown at a thickness of about 8 nm on the  $\{111\}$ -planes (far away from the apex), of which about 2 nm remained after the HF etching employed to expose the silicon at the apex. As this is close to the minimum thickness for this procedure, the 6 nm slit at the apex is the lower limit for this material system and procedure. The cavity width is 12 nm and was determined to be rather uniform at five positions across the wafer [6]:  $12.0 \pm 0.5$  nm ( $\pm 1$  SD\_N).

Fig. 4 shows SEM images and drawings illustrating the release at different times in the etching process. The top row illustrates when the hard masks are just opened and after 2.5 min of KOH etching (20% KOH, 21 °C). The middle shows the result of 5 min anisotropic etching of silicon is not enough because the template is still connected to the bottom of the nanowire. The bottom row shows the result after 8.5 min anisotropic etching of the template to create a cavity, yielding suspended  $\text{Si}_3\text{N}_4$  nanowires.

Fig. 5 shows SEM images of fabricated suspended nanowires. The wires are about 10 nm in diameter and have a length slightly over 100 nm. Currently, the estimated yield is about 40%. The main loss of wires occurs in the final freeze drying release step, which has to be further optimized for the small scale of the nanowires.

## CONCLUSIONS AND OUTLOOK

We have demonstrated the template formation of suspended nanowires with diameters close to 10 nm in a wafer scale process. The current procedure has now been demonstrated for silicon nitride wires and needs further optimization to increase the yield. It is expected that the presented method will enable wafer scale in-plane nanowire formation for a wide variety of materials including metals, semiconductors and piezoelectric ceramics.




Figure 3: TEM image of a cross-slice of the nanowire template, showing the 12 nm wide cavity and the 6 nm top gap. The remaining thickness of free-standing silicon oxide flaps is about 2 nm.




Figure 4: SEM photos and drawings illustrating the release etching at different stages. Top row: The hard masks have just been opened; Middle row: The silicon template still connects to the bottom side of the nanowires; Bottom row: A silicon cavity bound by slow etching crystal planes has formed beneath the nanowire, resulting in a suspended nanowire. Scale bars are 20 nm.







Figure 5: SEM photos showing finally produced suspended nanowires. Scale bars are 100 nm and 20 nm, respectively. It is noted that some suspended nanowires in the top image have collapsed during freeze drying.

## ACKNOWLEDGEMENT

The authors would like to thank the MESA+ NanoLab staff for their continuous efforts in maintaining high standards in the facility.

## REFERENCES

- [1] C.R. Martin, "Membrane-based synthesis of nanomaterials", *Chem. Mater.*, vol. 8, pp. 1739-1746, 1996.
- [2] D. Routkevitch, T. Bigioni, N. Moskovits, J.M. Xu, "Electrochemical fabrication of CdS nanowire arrays in porous anodic aluminum oxide templates", *J. Chem. Phys.*, vol. 100, pp. 14037-14047, 1996.
- [3] S. Chen, J.G. Bomer, W.G. van der Wiel, E.T. Carlen, A. van den Berg, "Top-down fabrication of sub-30 nm monocrystalline silicon nanowires using conventional microfabrication", *ACS Nano*, vol. 3, pp. 3485-3492, 2009.
- [4] K. Zhou, Z. Zhao, L. Pan, Z. Wang, "Silicon nanowire pH sensors fabricated with CMOS compatible sidewall mask technology", *Sens. Actuators B*, vol. 279, pp. 111-121, 2019.
- [5] C. van Kampen, E.J. Berenschot, G.-J. Burger, R.M.

Tiggelaar, R.G.P. Sanders, H.J.G.E. Gardeniers, N.R. Tas, "Massive parallel NEMS flow restriction fabricated using self-aligned 3D crystallographic nanolithography", in *Proc. 33<sup>rd</sup> IEEE MEMS*, Vancouver, Canada, January 18-22, 2020, pp. 1106-1109.

- [6] E. Berenschot, R.M. Tiggelaar, B. Borgelink, C. van Kampen, C.S. Deenen, Y. Pordeli, H. Witteveen, H.J.G.E. Gardeniers, N.R. Tas, "Self-aligned crystallographic multiplication of nanoscale silicon wedges for high-density fabrication of 3D nanodevices", *ACS Appl. Nano Mater.*, vol. 5, pp. 15847-15854, 2022.
- [7] G. Hashiguchi, H. Sakamoto, S. Kanazawa, H. Mimura, "Wedge-shaped silicon emitter fabricated by new method", *Jpn. J. Appl. Phys.*, vol. 32, pp. 6291-6292, 1993.

## CONTACT

N.T., [n.r.tas@utwente.nl](mailto:n.r.tas@utwente.nl)

E.B., [j.w.berenschot@utwente.nl](mailto:j.w.berenschot@utwente.nl)