

# Low-Power Highly Selective Channel Filtering Using a Transconductor–Capacitor Analog FIR

Bart J. Thijssen<sup>1</sup>, *Student Member, IEEE*, Eric A. M. Klumperink<sup>1</sup>, *Fellow, IEEE*,  
Philip Quinlan, *Member, IEEE*, and Bram Nauta<sup>1</sup>, *Fellow, IEEE*

**Abstract**—Analog finite-impulse-response (AFIR) filtering is proposed to realize low-power channel selection filters for the Internet-of-Things receivers. High selectivity is achieved using an architecture based on only a single—time-varying—transconductance and integration capacitor. The transconductance is implemented as a digital-to-analog converter and is programmable by an on-chip memory. The AFIR operating principle is shown step by step, including its complete transfer function with aliasing. The filter bandwidth and transfer function are highly programmable through the transconductance coefficients and clock frequency. Moreover, the transconductance programmability allows an almost ideal filter response to be realized by careful analysis and compensation of the parasitic circuit impairments. The filter, manufactured in 22-nm FDSOI, has an active area of 0.09 mm<sup>2</sup>. Its bandwidth can be accurately tuned from 0.06 to 3.4 MHz. The filter consumes 92  $\mu$ W from a 700-mV supply. This low power consumption is combined with a high selectivity:  $f_{-60\text{dB}}/f_{-3\text{dB}} = 3.8$ . The filter has 31.5-dB gain and 12-nV/ $\sqrt{\text{Hz}}$  input-referred noise for a 0.43-MHz bandwidth. The OIP3 is 28 dBm, independent of the frequency offset. The output-referred 1-dB-compression point is 3.7 dBm, and the in-band gain compresses by 1 dB for an  $-3.7\text{-dBm}$  out-of-band input signal while still providing  $>60$  dB of filtering.

**Index Terms**—Analog filters, analog FIR filter, FDSOI, filtering-by-aliasing, transconductance DAC ( $g_m$ DAC), Internet of Things, linear phase, low noise, low power, low-pass filter, software-defined-radio, tunable.

## I. INTRODUCTION

LOW-POWER highly selective channel filters become increasingly important. The trend to connect everyone and everything creates a need for highly selective wireless receivers since the radio environment becomes increasingly crowded. In addition, when targeting Internet-of-Things (IoT) applications, minimal power consumption is desired to increase battery life. A typical zero-IF receiver is shown in Fig. 1. It consists of a low-noise amplifier (LNA), mixer, local oscillator, low-pass filter (LPF), and analog-to-digital converter (ADC). In this article, we target a highly selective integrated LPF with minimal power consumption.

Manuscript received November 29, 2019; revised February 11, 2020; accepted March 17, 2020. Date of publication April 29, 2020; date of current version June 29, 2020. This work was supported by Analog Devices. This article was approved by Associate Editor Lucien J. Breems. (*Corresponding author: Bart J. Thijssen.*)

Bart J. Thijssen, Eric A. M. Klumperink, and Bram Nauta are with the Integrated Circuit Design Group, MESA+ Institute, University of Twente, 7500 AE Enschede, The Netherlands (e-mail: b.j.thijssen@utwente.nl).

Philip Quinlan is with Integrated Networking Products, Analog Devices, T12 X36X Cork, Ireland.

Color versions of one or more of the figures in this article are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/JSSC.2020.2987731




Fig. 1. This work in a receiver.

Conventionally, these LPFs have  $g_m$ -C [1], [2] or opamp R-C [3] implementations. Both require multiple transconductors to create higher order filters. These transconductors introduce noise that limits the signal-to-noise ratio (SNR) for a given power consumption. Alternatives are the time-discrete analog infinite-impulse-response (IIR) filters of [4]–[6], but they do not achieve a sharp filter transition.

Analog finite-impulse-response (AFIR) filters [7]–[11], some of which referred to as Filtering-by-Aliasing [12]–[14], have a very sharp filter transition and good out-of-band (OOB) rejection. The most straightforward AFIR filter implementation stores samples of the input signal, provides a weighting coefficient for every time step, and delivers an output sample at the input sampling rate [8], [10]. This requires a lot of storage capacitors for a high filter order. The AFIR filter can be implemented more efficiently by realizing that the output sample rate does not need to equal the input sample rate [7], [11]–[15]. As the filter removes the unwanted signal components (outside the filter bandwidth), the filtered signal can be downsampled without corrupting it by aliasing.

Previous AFIR implementations use a high FIR update rate [12]–[14], cascaded FIR stages [9], or a power hungry transconductor [15] and have, therefore, high power consumption. Reference [11] shows a low-power implementation but has limited OOB rejection and an unattenuated filter alias.

This article is an extension on [16] where we proposed a low-power AFIR filter implementation as a channel selection filter. It contains a single inverter-based  $g_m$ -C integrator for maximal SNR per power [17]. The transconductor is implemented as a digital-to-analog converter (DAC):  $g_m$ DAC. In the nominal operation mode, the filter bandwidth is 0.43 MHz, which roughly resembles the I/Q baseband bandwidth of a 1-Mb/s IoT-standard, e.g., Bluetooth low energy (BLE). The filter programmability allows for a tunable bandwidth from 0.06 to 3.4 MHz. The power consumption is only 92  $\mu$ W because of a low FIR update rate, power efficient transconductor, and partially thermometer design. The filter's power consumption is an acceptable fraction of the total power consumption of state-of-the-art IoT receivers [18]–[21].




Fig. 2. Analog FIR filter with six filter coefficients.

In this article, a detailed derivation of the AFIR transfer function—including all aliases—is provided. The proposed circuit is analyzed in detail, showing its parasitic impairments, but also providing solutions to mitigate these. Furthermore, additional measurements of the transfer function and distortion give a more complete picture of the filter's performance.

The structure of this article is as follows. In Section II, the AFIR filtering approach is analyzed in detail. Section III discusses the low-power AFIR implementation. A comprehensive analysis of the device impairments due to mismatch and parasitics is described in Section IV. Section V discusses the measurement results, and the conclusions are provided in Section VI.

## II. ANALOG FIR FILTERING

In this section, the AFIR filter theory is discussed. First, the architecture is introduced, followed by a detailed analysis of its transfer function and a simple mathematical model, a frequency-domain example, and a summary of how to tune the filter bandwidth.

### A. Architecture

Fig. 2 shows a six-tap AFIR filter architecture. In [16], we provide a step-by-step explanation starting from a conventional digital FIR filter to the analog FIR filter of Fig. 2. Here, we just briefly summarize the working principle. For simplicity, the input signal is assumed constant. The input signal  $v_{in}(t)$  is converted to current by a transconductance  $g_m(t)$ , which varies in time and provides the FIR weights at rate  $f_w = 1/T_w$ . Different time instances of  $v_{in}(t)$  are weighted differently as in a textbook FIR filter [22]. Starting on an empty capacitor  $C_{i1}$ , the weighted current is summed on  $C_{i1}$  during the integration phase  $\phi_i$  for integration time  $T_i$ . The output is sampled during  $\phi_s$  creating an FIR filtered output voltage  $v_{out}[k]$  sample. Afterward, the voltage on  $C_{i1}$  is reset during  $\phi_r$ . Two integration capacitors are used to allow for simultaneous integration of the input and readout at the output. Fig. 2 illustrates the concept using a six-tap AFIR architecture, where the six coefficients are processed in one integration cycle.

### B. Time-Interleaving

In Fig. 2, the output sample rate  $f_s = 1/T_s = 1/T_i$  and is, thus, limited to the integration time. This constraint is broken



Fig. 3. Two-path time-interleaved analog FIR filter with six filter coefficients ( $m = 2$ ).

Fig. 4. AFIR filter model.

by time-interleaving multiple paths: the output sample rate can be increased for the same filter shape and bandwidth. For  $m$  paths, this results in an output sample rate

$$f_s = \frac{m}{T_i}, \quad m = 1, 2, 3, \dots \quad (1)$$

Fig. 3 shows a two-path ( $m = 2$ ) six-tap time-interleaved AFIR filter. The output sample rate is doubled for the same filter transfer function (and FIR coefficients).

### C. Filter Transfer Function

The filter transfer function is determined using the time-domain representation of Fig. 3. As illustrated by the different blocks in  $v_{out}[k]$ , an output voltage sample consists of  $N$  charge contributions.  $N$  is the number of filter taps and related to the integration time and weights update time according to  $N = T_i/T_w$ . The individual charge contributions  $q[n]$  become available at

$$t = nT_w, \quad n = \dots, -1, 0, 1, \dots \quad (2)$$

The output charge is

$$q[n] = \overline{g_m} w[n] \int_{(n-1)T_w}^{nT_w} v_{in}(t) dt \quad (3)$$

where  $w[n] = g_m(nT_w)/\overline{g_m}$  is the time-dependent FIR coefficient and  $\overline{g_m}$  is the average transconductance. The output voltage samples are available at

$$t = kT_s = k \frac{NT_w}{m}, \quad k = \dots, -1, 0, 1, \dots \quad (4)$$

The output voltage samples consist of the sum of  $N$  charge contributions during a single integration period

$$v_{out}[k] = \frac{1}{C_i} \sum_{a=0}^{N-1} q[kN - a]. \quad (5)$$

The input is, thus, integrated over time  $T_w$ , sampled at  $nT_w$ , weighted by an FIR coefficient, and summed and sampled at




Fig. 5. AFIR filter frequency response example. The filter has four equal power input signals: A, B, C, and D.

$kT_s$ . The reset is implicitly present in (5); output number  $k$  contains only charge contributions of one integration cycle.

Since  $f_w$  and  $f_s$  have an integer relationship and  $f_w \geq f_s$ , the two sampling actions can be seen as a single sampling action at the lower rate  $f_s$ —the first “sampling” by the weighting coefficients does not place the signal in a different position in the  $f_s$  Nyquist zones. The output spectrum  $S_{out}(f)$  is derived from the input spectrum  $S_{in}(f)$  by taking the Fourier Transform of (3) and (5)

$$S_{out}(f) = \sum_{k=-\infty}^{\infty} H(f - kf_s) S_{in}(f - kf_s) \quad (6)$$

where the harmonic transfer function  $H(f)$  is

$$H(f) = \underbrace{\frac{\overline{g_m} T_i}{C_i}}_{\text{gain}} \underbrace{\text{sinc}\left(\frac{f}{f_w}\right)}_{\text{windowed } f} e^{-j\pi \frac{f}{f_w}} \underbrace{\sum_{a=0}^{N-1} w_a z^{-a}}_{\text{FIR}} \Big|_{z=e^{j2\pi \frac{f}{f_w}}} \quad (7)$$

where

$$w_a = w[N - a], \quad a = 0, 1, \dots, N - 1 \quad (8)$$

are the FIR weighting coefficients, normalized to  $\sum w_a = \sum^N w[n] = 1$ . (7) was derived in [15] as the ideal FIR transfer function with windowed integration prefiltering. Note that the time varying code  $w[n]$  resembles the time-inverse FIR impulse response  $w_a$  [12], [13].

Three components can be distinguished in (7): gain, sinc windowed integration, and FIR filter. The FIR filter provides very selective filtering with a sharp filter transition and can be designed to have a linear phase. The windowed integration acts as a prefilter, attenuating the FIR filter aliases at integer multiples of  $f_w$ . The gain is determined by  $\overline{g_m}/C_i$ , which is PVT sensitive. The normalized AFIR filter transfer function is only dependent on  $g_m$  ratios and clock frequencies, which is PVT independent (apart from mismatch).

The AFIR filter characteristics can be modeled, as shown in Fig. 4. The input spectrum is filtered by  $H(f)$  and sampled afterward at  $t = kT_s$ .

#### D. Frequency-Domain Example

In this section, we give an example to provide more intuition of the AFIR filtering function. Fig. 5 shows the step-by-step

AFIR filtering operation as indicated by the arrows. Consider an input spectrum  $S_{in}(f)$  consisting of four equal power signals: a wanted signal A and three unwanted signals B, C, and D. The harmonic transfer function  $H(f)$  shows the final gain of the input signals. All inputs have a non-zero bandwidth to ensure that they are not completely canceled by a spectral null. The AFIR filters as follows.

- 1) The signal is sinc filtered. Mainly, C is attenuated.
- 2) The signal is sampled at  $f_w$  resulting in aliasing of C and D. Hereafter, we only consider the signal in the first Nyquist zone:  $[0, f_w/2]$ . C and D are grayed out at their original positions.
- 3) The signal is FIR filtered, attenuating B and D considerably.
- 4) The signal is sampled at  $f_s$  resulting in aliasing of B and D to  $[0, f_s/2]$ .

In  $S_{out}(f)$ , all signals are in the frequency band  $[0, f_s/2]$  and fall (almost) on top of each other. However, the previous filtering reduces the signal-to-interference ratio sufficiently not to corrupt the wanted signal A. C is filtered by the windowed integration sinc but is filtered less than B and D. Additional prefiltering is needed, but a first-order low-pass prefilter can significantly reduce this alias if  $f_w$  is sufficiently higher than  $f_s$ . The same output spectrum can directly be obtained by applying the model of Fig. 4, where the intermediate sampling at  $f_w$  is neglected.

#### E. Designing the Filter Bandwidth

The filter bandwidth and roll-off are determined by the shape of its coefficients and  $T_i$ . The filter coefficients can be designed using standard digital FIR filter theory. The number of time-interleaved paths is then determined by the desired  $f_s$ . The filter aliases are at integer multiples of  $f_w$ . Increasing  $f_w$  increases the number of coefficients for the same FIR filter.

The filter bandwidth can be tuned by changing  $1/T_i$  proportionally. For example, the bandwidth is doubled by halving  $T_i$ ; the other parameters can change in two ways.

- 1) *Double  $f_w$  and Constant  $N$* ; The frequency offset of the filter aliases, relative to the filter bandwidth, remains constant and, thereby, the sinc suppression of the aliases.




Fig. 6. AFIR circuit implementation.

2) *Constant  $f_w$  and Half  $N$* : The frequency offset of the filter aliases, relative to the filter bandwidth, reduces and, thereby, the sinc suppression of the aliases.

Most often, it is desirable to keep the sample-rate to bandwidth ratio constant so that the close-in aliasing at  $f_s$  is not changed.

### III. CIRCUIT IMPLEMENTATION

Fig. 6 shows the proposed circuit implementation. Two time-interleaved paths (A and B) are implemented to double the output sample rate (1 MHz) for a  $2\text{-}\mu\text{s}$  integration time. The nominal filter bandwidth is 0.43 MHz. The variable transconductance is implemented as a pseudo-differential 10-bit transconductance DAC ( $g_m$ DAC). The 10-bit  $g_m$  tunability is determined from the mismatch analysis, including the number of bits (see Section IV-C). The AFIR  $g_m$ DAC code and control logic are relocked by a differential clock at 64 MHz. The maximum integration time of  $2\ \mu\text{s}$  for a 64-MHz  $g_m$ DAC update rate requires 128 filter coefficients (FIR taps), which are provided by an on-chip memory for each time-interleaved path. The sample and reset phases partially overlap to ensure that the parasitic capacitances of the PCB and measurement probe are also reset.

The implemented integration capacitor is 20 pF. In this prototype, the capacitor value can be increased  $4\times$  by differentially implemented capacitors (not shown) to (partially) compensate for gain variation when changing the bandwidth. The integration capacitors could be reused as a sampling capacitor of an SAR ADC, removing the need for an intermediate buffer. The circuit implementation is described block by block in the following.

#### A. Digital Control and Memory

The  $g_m$ -code and integration capacitor control signals are relocked in D-flip-flops by a pseudo-differential clock at 64 MHz. The digital power consumption is significantly reduced due to this relatively low update rate compared with previous AFIR designs [8], [9], [14], [15]. However, the filter




Fig. 7. Partially thermometer implementation of a 10-bit DAC. (a) Number of transitions per output sample. (b) Number of control lines.




Fig. 8. Circuit implementations. (a) Unit  $g_m$ -cell. (b) Common-mode feedback.

has aliases around integer multiples of this 64 MHz, as illustrated in Fig. 5. By careful design, we choose to allow these aliases, as they are severely suppressed by the sinc notches. Furthermore, a simple first-order prefilter can sufficiently attenuate these aliases for the 0.43-MHz bandwidth.

When observing a single integration phase, the  $g_m$ -value monotonically increases to the  $g_m$ DAC maximum, and afterward, it monotonically decreases to the minimum value—the  $g_m$ DAC is effectively only turned on/off once during a single integration phase. Therefore, the power consumption of the buffers driving the  $g_m$ DAC enable switches can be significantly reduced by implementing the  $g_m$ DAC (partially) thermometer coded. Fig. 7(a) shows the number of code transitions versus the number of MSB thermometer bits for a 10-bit  $g_m$ DAC; a fully binary-coded DAC contains one thermometer bit. A 5-bit thermometer coded  $g_m$ DAC reduces the number of transitions—and, thus, the buffer power consumption—by  $2.7\times$  compared with a fully binary design. Furthermore, Fig. 7(b) shows that the complexity of a 5-bit thermometer design is manageable.

Each  $g_m$ DAC is controlled by a 10-bit 128-word memory, making the filter code highly reconfigurable.

#### B. $g_m$ DAC

The  $g_m$ DAC is split: 5-bit thermometer and 5-bit binary weighted as determined from the digital control power consumption and  $g_m$ -cell mismatch analysis (see Section IV-C). It is constructed from unary  $g_m$ -cells of  $1.3\ \mu\text{s}$ , which are implemented as shown in Fig. 8(a). The  $g_m$ -cell is turned on/off by the enable signal  $EN$ . The  $g_m$ -cells have a push-pull architecture to double the supply current efficiency. In addition, the  $g_m$ DAC current consumption is proportional to the

FIR code—resulting in higher SNR per power consumption than for the current steering design of [15]. The inverter transconductor architecture is very suitable for modern CMOS processes with a low supply voltage.

### C. Common-Mode Feedback

The common-mode feedback (CMFB) circuit is shown in Fig. 8(b). The  $g_m$ DAC output common mode is set to the voltage of a self-biased inverter, roughly  $V_{DD}/2$ . The switching of the  $g_m$ DAC results in the common-mode charge injection to the output, which is suppressed by the CMFB. The dominant pole of the CMFB loop is placed at CM+ and CM− because the parasitic output capacitance of the  $g_m$ DAC is ill-defined. Therefore,  $C_i$  is implemented single-ended although a differential implementation would save area. The CMFB circuit has three nondominant poles. Two nondominant poles are at  $f_i/2$  and  $f_i/10$ , which can be very high in a state-of-the-art CMOS process.<sup>1</sup> The third is determined by the CM sensing resistors and the inverter parasitic input capacitance. High CM sensing resistors are chosen, for which the CMFB-loop is stable across PVT in extracted simulations, to minimize charge loss during integration. The power penalty is small: only 20% of the total  $g_m$ DAC power consumption. The noise of the center transconductors is the common mode and has no effect on the differential output signal. The noise contribution of the last transconductors is small since  $g_m$  is only 40 unit  $g_m$ 's, ten times smaller than the average  $g_m$ DAC code of roughly 400.

### D. Practical Considerations

In this work, the AFIR filter is designed with a BLE IoT receiver in mind although the AFIR concept is not limited to this application. In this section, we show that the proposed implementation fits within a BLE receiver design.

The noise factor of the receiver in Fig. 1 is

$$F = 1 + \Delta F_{\text{LNA}} + \Delta F_{\text{Mixer}} + \frac{\overline{v_{\text{in},n}}^2}{A_v^2 k T R_{\text{ant}}} < 4 \quad (9)$$

where  $\Delta F$  is the respective noise factor contribution,  $\overline{v_{\text{in},n}}$  is the input-referred noise voltage of the AFIR filter,  $A_v$  is the voltage gain from the antenna to the AFIR filter input, and  $R_{\text{ant}}$  is the antenna impedance, typically 50  $\Omega$ . The noise figure of the state-of-the-art BLE receivers is sub-6 dB ( $F < 4$ ) [18]–[21].

An estimate of the filter's input-referred noise voltage is

$$\begin{aligned} \overline{v_{\text{in},n}}^2 &\approx \frac{\overline{i_n}^2 |_{g_m \text{DAC}} + \overline{i_n}^2 |_{g_m \text{CMFB}}}{g_m^2 |_{g_m \text{DAC}}} \cdot 2 \cdot \frac{1}{m} \\ &\approx \frac{4kT\gamma \cdot (400 + 40)g_m}{(400g_m)^2} \end{aligned} \quad (10)$$

where  $k$  is Boltzmann's constant,  $T$  is the absolute temperature,  $\gamma$  is the noise excess coefficient, and  $\overline{i_n}$  is the respective average single-ended output noise current from the  $g_m$ DAC and CMFB. When assuming  $\gamma \approx 2$ , the AFIR filter noise

<sup>1</sup>In this article,  $f_i$  is defined as the unity-gain frequency of an inverter with a self-biased inverter load.




Fig. 9. Effect of limited output impedance. (a) Schematic. (b) Ideal charge  $q_{gm}$  and actual integrated charge  $q_a$  at the end of  $T_i$ .

factor contribution is about 0.34 for 30-dB LNA + mixer gain and 1.3- $\mu\text{S}$   $g_m$ -cells, which is reasonable for  $F < 4$ .

The AFIR filter gain can be estimated from (7) as 34 dB for 20-pF integration capacitors. The 34-dB gain is well below the intrinsic gain ( $g_m r_o = 162$  in simulation) of the  $g_m$ DAC. Therefore, the  $g_m$ DAC output impedance has limited effect on the filter's transfer function.

## IV. CIRCUIT ANALYSIS AND SOLUTIONS

The circuit implementation has several practical impairments compared with the theoretical model of Section II. This section analyzes these impairments and provides practical solutions.

### A. Output Impedance

A limited output impedance of the  $g_m$ DAC results in charge loss during the integration phase. This effect is illustrated in Fig. 9. During integration, previously integrated charge leaks away through parasitic resistance  $r_o(t)$ . Hence, the effective charge  $q_a$  (FIR coefficient) is smaller than the programmed charge  $q_{gm}$  of the  $g_m$ DAC, more so, for earlier applied coefficients. Although, the effect on the filter transfer function is limited in this design because the dc gain is lower than the  $g_m$ DAC intrinsic gain, it is still desirable to compensate for it. The net charge contributions with and without a limited output impedance are shown in Fig. 9(b). The effective FIR code is skewed. The charge contribution  $q_a$  to the total charge at the end of integration is

$$q_a = w_a \overline{g_m} r_{o,a} \overline{v_{\text{in}}} C_i \left( 1 - e^{-\frac{T_w}{r_{o,a} C_i}} \right) \prod_{b=0}^a e^{-\frac{T_w}{r_{o,b} C_i}} \quad (11)$$

where  $w_a$  is the coefficient number ( $a = 0, 1, \dots, N-1$ ) of the  $g_m$ DAC and  $\overline{v_{\text{in}}}$  is the average input voltage during  $T_w$ . The corresponding output resistance  $r_{o,a}$  is

$$r_{o,a} = R_{\text{fixed}} \parallel \frac{\mu}{w_a \overline{g_m}} \quad (12)$$

where  $\mu$  is the transconductor intrinsic voltage gain and  $\parallel$  denotes the parallel configuration of the impedances. It contains a fixed component  $R_{\text{fixed}}$ , from the CMFB sensing




Fig. 10. Algorithm to calculate  $r_o$ -precorrected code.




Fig. 11. Parasitic capacitance at the  $g_m$  output.

resistors, and the  $g_m$ DAC output impedance that varies in accordance with the transconductance value. When high CMFB resistor values are chosen, the fixed term can be neglected.

Fortunately, the filter shape is determined by the relative size of the coefficients. Therefore, a precorrected code can be determined, which takes into account the charge loss and can be applied to the AFIR memory to closely match the effective charge profile with the ideal profile.

The algorithm to calculate the precorrected code  $\mathbf{c}$ , with coefficient  $c_a$ , is shown in Fig. 10. First, the ideal weights are scaled by  $\alpha$ . This scaling factor ensures that  $\mathbf{c}$  matches the  $g_m$ DAC full-scale (normalized to 1) to minimize the quantization error. Therefore,  $\alpha$  starts from  $1/\max(w_a)$ . Starting from  $a = 0$  (the last code in time, first of the impulse-response), code  $c_a$  is precorrected for all future charge loss. In addition, the instantaneous charge loss during its own integration period has to be corrected. The required coefficient can be derived as

$$c_a = -\frac{\mu C_i}{g_m^\dagger T_w} \ln \left( 1 - \alpha w_a \frac{g_m^\dagger T_w}{\mu C_i} \underbrace{\prod_{b=0}^a e^{\frac{T_w}{r_{o,b} C_i}}}_{\text{future loss}} \right) \quad (13)$$

where  $g_m^\dagger$  is the maximum transconductance. The future loss is corrected by the product of exponentials and the rest compensates for the loss during its own integration period, neglecting  $R_{\text{fixed}}$  only for its own period.  $c_a$  is calculated for all  $N$  coefficients. Afterward,  $\mathbf{c}$  is compared with the  $g_m$ DAC full scale, and  $\alpha$  is varied until the precorrected code exactly fits within. The correction can even be applied to a purely resistive transconductor with  $\mu = 1$ . A similar code precorrection approach, for a purely resistive transconductor with source resistance, is provided in [13].




Fig. 12. Transfer function of 500  $g_m$ DAC mismatch realizations for different  $g_m$ -code controls.

### B. Parasitic Capacitance

The filter transfer function can be affected by the  $g_m$ DAC parasitic output capacitance  $C_{\text{par}}$ , as shown in Fig. 11. The charges of subsequent output samples are shared through  $C_{\text{par}}$  because this charge is not reset. This results in an additional IIR filtering according to

$$H_{C_{\text{par}}}(f) = \frac{1}{1 - \frac{C_{\text{par}}}{C_{\text{par}} + C_i} z^{-1}} \Big|_{z=e^{j2\pi f T_i}} \quad (14)$$

The extra filtering is at the output of the model in Fig. 4. If significant, this effect can be easily mitigated by resetting the parasitic capacitance during the first  $T_w$  integration period, at the loss of only a single filter coefficient.

### C. $g_m$ -Cell Mismatch

The filter stopband attenuation is limited by the  $g_m$ -cell mismatch of the  $g_m$ DAC. Given the simulated mismatch of a single unary  $g_m$ -cell ( $\sigma_{g_m}/g_m = 10.7\%$ ), the transfer function is determined for numerous  $g_m$ DAC mismatch realizations; neglecting sinc filtering and aliasing. The aggregation of these transfer functions provides an estimate of the worst case filter transfer function, which is shown in Fig. 12 for 500 realizations and a different  $g_m$ DAC control. The filter bandwidth and roll-off are unaffected by the mismatch—only the stopband floor level is impacted. The binary controlled transfer functions show spurious responses, which are reduced by  $>8$  dB in the (5-bit) thermometer controlled  $g_m$ DAC realizations.

The mismatch realizations of Fig. 12 allow for a more detailed analysis of the implications of the filter transfer function. Fig. 13 shows the cumulative distribution of the  $g_m$ DACs that have a certain  $f_{-60}$  dB; for frequencies  $f \geq f_{-60}$  dB, the attenuation is  $\geq 60$  dB. The binary coded  $g_m$ DACs have unwanted filter spurs as can be recognized from the steps in Fig. 13. The performance is significantly improved when implemented as a thermometer-coded  $g_m$ DAC. The 5-bit thermometer coding has similar performance as a fully thermometer coded  $g_m$ DAC but adds significantly less complexity. The stopband attenuation can further be improved by mismatch calibration, as done in [12], [13].

Fig. 13 also shows the cumulative distribution for an 8-bit fully thermometer coded  $g_m$ DAC with the same MSB  $g_m$  size. The performance is clearly reduced compared with




Fig. 13. Cumulative distribution of the 10-bit  $g_m$ DACs versus  $f_{-60\text{ dB}}$ .

a 10-bit design. The 9- and 10-bit designs have similar filter suppression, including mismatch. A 10-bit design is chosen to ensure that the filter performance is not limited by the number of bits.

#### D. $g_m$ DAC Transient Behavior

The dynamic switching of the  $g_m$ -cells in the  $g_m$ DAC has an effect on the AFIR filter's performance in terms of circuit and system level. The transient switching behavior has three contributing error sources: charge injection to the input (driving stage) of the filter, settling behavior of the  $g_m$ -value, and charge injection to the output. All three effects are common mode since the  $g_m$  for the pseudo-differential paths is identical. The injected charge does not, to the first order, disturb the differential wanted signal.

The charge injection to the input, or kickback, is of little concern in the receiver application. The simulated peak-to-peak and rms common-mode voltage variations are  $<1$  mV and  $<0.1$  mV, respectively, when assuming a parallel output impedance of about 24 k $\Omega$  and 2pF of the previous stage.<sup>2</sup>

The settling behavior of a switching  $g_m$ -cell changes its effective  $g_m$ -value. This effect can be compensated by taking into account the error in  $g_m$ -value in a transition and compensating for this in the code. Simulations showed that for the proposed design, this was not required.

The effect of charge injection to the output is alleviated by the time-continuous common-mode feedback circuit and by placing the integration capacitors to the ground—providing a low-impedance for the high-frequency common-mode switching signals—as verified by simulations.

Partially thermometer coding of the  $g_m$ DAC reduces all three effects by reducing the number of transitions, as discussed in Section III-A.

#### E. Time-Interleaving Gain Mismatch

The output sample rate is increased by time-interleaving two paths for the same filter shape, which allows for a flexible AFIR design. The  $g_m$ DAC mismatch in the two paths results in a gain mismatch—effectively multiplying the input signal

<sup>2</sup>12 k $\Omega$  is the input impedance of the self-biased  $g_m$ -cells that provide the input bias.




Fig. 14. Chip photograph indicating filter blocks.

with a square wave with frequency  $0.5f_s$ . The result is spurs at

$$f_{spur} = f_{in} \pm n \cdot 0.5f_s, \quad n = 1, 2, 3, \dots \quad (15)$$

For in-band signals, this creates unwanted distortion components. In an IoT receiver, this is of minor concern. Typically, only low SNR (10–20 dB) is required for demodulation, yet strong suppression of (much larger) interferers is desired, which is realized by the strong filter suppression of  $>60$  dB.

## V. MEASUREMENT RESULTS

The AFIR filter was designed and fabricated in a 22-nm FDSOI process. The chip operates at a 700-mV supply voltage and has an active area of 0.09 mm<sup>2</sup>. Fig. 14 shows the chip micrograph, indicating its major blocks. The FIR code is a Chebyshev window with  $r_o$ -precorrection, where  $r_o$  is estimated from this simulation. The measurement setup is as discussed in [16]. The charge sharing between the integration capacitors and the measurement probe (and PCB) capacitors results in a gain reduction, which is de-embedded. The gain reduction was estimated as 3.1 dB from the capacitances of extracted simulations and the Teledyne LeCroy AP033 datasheet. The bandwidth is set at 0.43 MHz, unless specified otherwise.

#### A. Transfer Function

The filter has a dc gain of 31.5 dB. Fig. 15 shows the simulated and measured normalized filter transfer function without  $g_m$ -cell mismatch calibration. The measured transfer function is very close to the simulation result, including the very steep transition; the ratio between the 60- and 3-dB attenuation frequencies is only 3.8. The stopband attenuation is limited to about 60 dB at 2 MHz, which can be expected from the mismatch analysis of Section IV-C. The filter aliases at 64 and 128 MHz are suppressed by  $>45$  dB—as expected from the windowed integration sinc filter (7).

The effect of  $r_o$ -precorrection is shown in the measurement of Fig. 16(a). The transfer function error is mainly in the transition band. Here, the input varies slowly in comparison to the integration time, requiring the “long-term” accuracy of the coefficients. High offset frequencies are locally canceled during integration and are, thus, affected less by the skewed




Fig. 15. Measured normalized transfer function at a bandwidth of 0.43 MHz (without calibration).

effective impulse-response.  $r_o$ -precorrection clearly improves the filter transition.

The parasitic output capacitance of the  $g_m$ DAC was minimized in the design. The measured in-band attenuation is only 0.3 dB compared with the ideal transfer function (7), which is not a significant error in the targeted application.

Fig. 16(b) shows the measured transfer function with and without mismatch calibration of the  $g_m$  coefficients after characterizing  $g_m$ DAC.  $g_m$ -cell mismatch has little effect on the transfer function roll-off. The stopband depth is improved by 8 dB, indicating that the stopband suppression is indeed limited by the  $g_m$ DAC mismatch.

Fig. 16(c) shows the filter transfer function for different supply voltages;  $700 \text{ mV} \pm 10\%$ . The filter bandwidth is independent of the supply voltage as expected from (7). The transfer functions have only small deviations in the transition and stopband, especially, considering the gain variation of  $-9 \text{ dB}$  (630 mV) and  $+7 \text{ dB}$  (770 mV). All supplies use the same  $r_o$ -compensation code, which explains the reduced roll-off for the non-nominal cases. The stopband attenuation is limited for the 630-mV case by the error caused by  $g_m$ -cell transitions, while the relative mismatch improves for a larger overdrive voltage. Process and temperature variations will have a similar effect on the filter transfer function. In a practical application, it could be desirable to have some coarse trimming settings to reduce gain and supply current variations.

### B. Noise and Distortion

In this section, the AFIR filter is characterized for several performance metrics. The measured input-referred noise (IRN) is  $12 \text{ nV}/\sqrt{\text{Hz}}$ , averaged across 0.01–0.43 MHz.

The in-band compression is characterized by the in-band gain shown in Fig. 17(a). The output-referred 1-dB compression point ( $\text{OP}_{1\text{dB}}$ ) is 3.7 dBm, which corresponds to almost  $1 V_{\text{pp}}$ —70% of the 1.4-V differential voltage range.

The small-signal nonlinearity is characterized by the output-referred third-order-modulation point (OIP3). The IM3 is measured by placing two tones at  $\Delta f$  and  $2\Delta f$ . In Fig. 17(a), the IM3 is shown for 5.01- and 9.98-MHz signals. The IM3-tone is at 40 kHz, which does not coincide with the aliases




Fig. 16. Measured filter transfer function for 0.43-MHz bandwidth. (a)  $r_o$ -precorrection. (b)  $g_m$ -cell mismatch calibration. (c) Different supply voltages.




Fig. 17. Measured linearity. (a) In-band gain and out-of-band OIP3. (b) OIP3.

of the two input tones. Fig. 17(b) shows the OIP3 for various frequency offsets  $\Delta f$ . The measured OIP3 is 28 dBm and constant for different offset frequencies, which implies that the third-order nonlinearity is dominated by the transconductance rather than the output resistance.

Large OOB signals can degrade the filter performance; 60 dB of filtering is only useful when this dynamic range can also be handled for large blockers. Fig. 18(a) shows the measured in-band gain for a blocker at 5.14 MHz, where the blocker input power is swept. The  $B_{1\text{dB}}$  is  $-3.6 \text{ dBm}$ , the blocker input power for which the in-band gain is 1-dB compressed. Fig. 18(a) shows a gain increase just before the  $B_{1\text{dB}}$ . The class-AB biasing of the  $g_m$ DAC increases the gain when a large (OOB) signal is applied.

Fig. 18(b) shows the gain of an OOB blocker at 5.14 MHz versus its input power; where the gain is normalized to the






Fig. 18. Measured filter characteristics for a blocker at 5.14 MHz. (a) In-band gain. (b) Normalized gain blocker.




Fig. 19. Measured output spectrum for a 20-kHz input frequency.




Fig. 20. Power consumption breakdown.

dc gain. The blocker remains attenuated by almost 70 dB up to an input power of  $-4$  dBm, after that the filtering sharply degrades. The input range for OOB blockers is about 400 mV<sub>pp</sub> differentially, concluding from the in-band gain and large signal filtering in Fig. 18.

Time-interleaving two paths double the output sample rate. However, a spur is expected due to the gain mismatch of the paths (see Section IV-E), which is a consequence of the  $g_m$ -cell mismatch. The output spectrum for a 20-kHz input signal is shown in Fig. 19. The time-interleaving spur at  $-49$  dBc is in accordance with the simulated  $g_m$ DAC mismatch of about 0.33%. Calibration of the  $g_m$ DAC coefficients can reduce this spur. Underestimation, of the CMFB inverter mismatch manifests itself as a dc offset and a tone at 500 kHz of about 30 mV<sub>pp</sub> differentially, which can be removed by calibration.

### C. Power Consumption

Fig. 20 shows the power consumption breakdown. The total power consumption is 92  $\mu\text{W}$ . The power consumption of the digital and analog ( $g_m$ DACs, including CMFB) is about equal.




Fig. 21. Measured filter transfer function for different bandwidth settings.

The memory is not specially designed for this application, allowing of further power reduction.

### D. Flexibility

The filter is highly reconfigurable. In this section, the flexibility is demonstrated without (significantly) increasing the power consumption. Fig. 21 shows the filter transfer function for bandwidths from 0.06 to 3.4 MHz.

The bandwidth is reduced by decreasing the  $g_m$ DAC update rate and  $g_m$ DAC output sample rate proportionally. This is accomplished by reducing the input CLK frequency (see Section II-E, option 1). The filter aliases are at lower frequencies because the  $g_m$ DAC update frequency is reduced.

The bandwidth is increased by reducing the number of coefficients while maintaining the same CLK frequency (see Section II-E, option 2). The filter alias remains at 64 MHz; the number of filter coefficients is reduced. The filter alias is attenuated less because it has a larger bandwidth for the same sinc windowed-integration filter. The power consumption is only increased by 10% for a filter bandwidth of 3.4 MHz.

### E. Comparison

The proposed filter performance summary and a comparison to state-of-the-art power-efficient filters are shown in Table I. This work achieves the lowest power consumption in combination with a very sharp transition band. Reference [9] has a sharper filter transition but at  $>90\times$  more power consumption. The filter IRN is low, and the linearity is competitive. The active chip area is relatively small.

When comparing the classical opamp R-C and  $g_m$ -C filters with the recent digitally controlled analog FIR and IIR filters, the FIR and IIR analog filters show very strong potential in modern CMOS processes. Digital control is attractive as it only consumes dynamic power, while its power consumption scales down with technology and low supply voltages. The proposed AFIR approach allows for a very steep filter with a single transconductor to maximize the SNR for given power consumption. The programmability of the proposed AFIR implementation not only allows for a flexible filter shape and bandwidth but can also be deployed to reduce the effect of circuit impairments, e.g., the limited output impedance of a transconductor.

TABLE I  
PERFORMANCE SUMMARY AND COMPARISON

	This work	[6] VLSI'17	[9] JSSC'13	[4] JSSC'14	[3] JSSC'09	[1] JSSC'10	[2] CICC'17	[5] TCAS-I'18
Topology	128-tap AFIR	Passive IIR	Cascaded AFIR	$g_m$ -C IIR	Opamp RC	$g_m$ -C	$g_m$ -C	$g_m$ -C IIR
Supply voltage [V]	0.7	1.2	1.2	1.2	0.55	2.5	1.3	1.8
Power cons. [mW]	0.092	0.15	8.4	1.98	3.5	1.26	0.65	4.3
$f_{-3dB}$ [MHz]	0.06-3.4 <sup>a</sup>	0.54	5-26	0.4-30	11.3	2.8	20	0.49-13.3
$f_{-60dB}/f_{-3dB}$	3.8	10 <sup>b</sup>	1.5 <sup>c</sup>	7.8 <sup>c</sup>	-	5.9 <sup>b</sup>	4.8 <sup>c</sup>	7.5 <sup>c</sup>
Gain [dB]	31.5	0 <sup>c</sup>	41	9.3	0	15	0	17.6
IRN [ $nV/\sqrt{Hz}$ ]	12	23.3	12	4.57	33	23	15.3	6.54
OP <sub>1dB</sub> <sup>e</sup> [dBm]	3.7	-	-	10	-0.5	-	6.3	12.93
OOB OIP3 <sup>f</sup> [dBm]	28	55.1	13 <sup>d</sup>	21	13	50.6	28.8 <sup>d</sup>	32.63
B <sub>1dB</sub> [dBm]	-3.7	-	-	-	-	-	-	-
Technology	22 nm FDSOI	130 nm CMOS	65 nm CMOS	65 nm CMOS	130 nm CMOS	90 nm CMOS	180 nm CMOS	180 nm CMOS
Active Area [mm <sup>2</sup> ]	0.09	0.06	0.52	0.42	0.43	0.5	0.12	2.9

<sup>a</sup> Other specifications are measured at 0.43MHz; <sup>b</sup> Extrapolated from figure; <sup>c</sup> Estimated from figure; <sup>d</sup> In-band; <sup>e</sup> OP<sub>1dB</sub> = P<sub>1dB</sub> + Gain - 1; <sup>f</sup> OIP3 = IIP3 + Gain;

## VI. CONCLUSION

An analog FIR filter architecture is proposed to serve as a channel selection filter for low-power receivers. It employs a hardware efficient implementation that requires only two 10-bit pseudo-differential transconductor DACs ( $g_m$ DACs) and four integration capacitors to obtain a 128-tap FIR filter.

The bandwidth is accurately tunable from 0.06 to 3.4 MHz. Very sharp filtering is obtained, and the stopband attenuation at small frequency offsets— $3.8\times$  the  $-3$  dB bandwidth—is 60 dB, without  $g_m$ -cell mismatch calibration. A low power consumption ( $92 \mu W$ ) is achieved by the single transconductor ( $g_m$ DAC) design with a low update rate and 5-bit thermometer coding. The filter shows the constant in-band gain and filtering for blockers with an input power of up to  $-4$  dBm.

The AFIR filter's low power consumption and high selectivity enable future IoT receivers in an increasingly crowded wireless environment. Furthermore, the programmability supports the software-defined IoT receivers.

## ACKNOWLEDGMENT

The authors would like to thank G. Wienk for CAD assistance, H. de Vries and A. Rop for measurement support, and their other colleagues from the ICD Group for fruitful discussions. They would also like to thank Y. Sudarsanam and B. Uppiliappan from Analog Devices Boston for the memory and decoder design and GlobalFoundries for silicon donation.

## REFERENCES

- [1] A. Pirola, A. Liscidini, and R. Castello, "Current-mode, WCDMA channel filter with in-band noise shaping," *IEEE J. Solid-State Circuits*, vol. 45, no. 9, pp. 1770–1780, Sep. 2010.
- [2] Y. Xu, J. Muhlestein, and U.-K. Moon, "A 0.65 mW 20MHz 5th-order low-pass filter with +28.8dBm IIP3 using source follower coupling," in *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, Apr. 2017, pp. 1–4.
- [3] M. De Matteis, S. D'Amico, and A. Baschiroto, "A 0.55 v 60 dB-DR fourth-order analog baseband filter," *IEEE J. Solid-State Circuits*, vol. 44, no. 9, pp. 2525–2534, Sep. 2009.
- [4] M. Tohidian, I. Madadi, and R. B. Staszewski, "Analysis and design of a high-order discrete-time passive IIR low-pass filter," *IEEE J. Solid-State Circuits*, vol. 49, no. 11, pp. 2575–2587, Nov. 2014.
- [5] P. Payandehnia *et al.*, "A 0.49–13.3 MHz tunable fourth-order LPF with complex poles achieving 28.7 dBm OIP3," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 65, no. 8, pp. 2353–2364, Aug. 2018.
- [6] S. Z. Lulec, D. A. Johns, and A. Liscidini, "A 150- $\mu W$  3rd-order butterworth passive-switched-capacitor filter with 92 dB SFDR," in *Proc. Symp. VLSI Circuits*, Jun. 2017, pp. C142–C143.
- [7] J.-E. Eklund and R. Arvidsson, "A multiple sampling, single A/D conversion technique for I/Q demodulation in CMOS," *IEEE J. Solid-State Circuits*, vol. 31, no. 12, pp. 1987–1994, Dec. 1996.
- [8] E. O'hAinidh, E. Rouat, S. Verhaeren, S. L. Tual, and C. Garnier, "A 3.2GHz-sample-rate 800mHz bandwidth highly reconfigurable analog FIR filter in 45nm CMOS," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2010, pp. 90–91.
- [9] M.-F. Huang, M.-C. Kuo, T.-Y. Yang, and X.-L. Huang, "A 58.9-dB ACR, 85.5-dB SBA, 5–26-MHz configurable-bandwidth, charge-domain filter in 65-nm CMOS," *IEEE J. Solid-State Circuits*, vol. 48, no. 11, pp. 2827–2838, Nov. 2013.
- [10] J. S. Mincey, E. C. Su, J. Silva-Martinez, and C. T. Rodenbeck, "A 128-tap highly tunable CMOS IF finite impulse response filter for pulsed radar applications," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 26, no. 6, pp. 1192–1203, Jun. 2018.
- [11] P. Harpe, "A compact 10-b SAR ADC with unit-length capacitors and a passive FIR filter," *IEEE J. Solid-State Circuits*, vol. 54, no. 3, pp. 636–645, Mar. 2019.
- [12] S. Hameed and S. Pamarti, "24.6 A time-interleaved filtering-by-aliasing receiver front-end with >70 dB suppression at <math>4\times</math> bandwidth frequency offset," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2017, pp. 418–419.
- [13] N. Sinha, M. Rachid, S. Pavan, and S. Pamarti, "Design and analysis of an 8 mW, 1 GHz span, passive spectrum scanner with >+31 dBm Out-of-Band IIP3 using periodically time-varying circuit components," *IEEE J. Solid-State Circuits*, vol. 52, no. 8, pp. 2009–2025, Aug. 2017.
- [14] N. Sinha, M. Rachid, and S. Pamarti, "A sharp programmable passive filter based on filtering by aliasing," in *Proc. Symp. VLSI Circuits (VLSI Circuits)*, Jun. 2015, pp. C58–C59.
- [15] S. Karvonen, T. A. D. Riley, and J. Kostamovaara, "A CMOS quadrature charge-domain sampling circuit with 66-dB SFDR up to 100 MHz," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 52, no. 2, pp. 292–304, Feb. 2005.

- [16] B. J. Thijssen, E. A. M. Klumperink, P. Quinlan, and B. Nauta, "A 0.06–3.4-MHz 92- $\mu$ W analog FIR channel selection filter with very sharp transition band for IoT receivers," in *Proc. IEEE 45th Eur. Solid State Circuits Conf. (ESSCIRC)*, Sep. 2019, pp. 171–174.
- [17] E. A. M. Klumperink and B. Nauta, "Systematic comparison of hf CMOS transconductors," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 50, no. 10, pp. 728–741, Oct. 2003.
- [18] M. Ding *et al.*, "A 0.8 V 0.8 mm<sup>2</sup> Bluetooth 5/BLE digital-intensive transceiver with a 2.3 mW phase-tracking RX utilizing a hybrid loop filter for interference resilience in 40nm CMOS," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2018, pp. 446–448.
- [19] H. Liu *et al.*, "An ADPLL-centric Bluetooth low-energy transceiver with 2.3 mW interference-tolerant hybrid-loop receiver and 2.9 mW single-point polar transmitter in 65nm CMOS," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2018, pp. 444–446.
- [20] B. J. Thijssen, E. A. M. Klumperink, P. Quinlan, and B. Nauta, "A 370 $\mu$ W 5.5 dB-NF BLE/BT5.0/IEEE 802.15.4-compliant receiver with >63 dB adjacent channel rejection at >2 channels offset in 22 nm FDSOI," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2020, pp. 466–467.
- [21] A. H. M. Shirazi, H. M. Lavasani, M. Sharifzadeh, Y. Rajavi, S. Mirabbasi, and M. Taghivand, "A 980 $\mu$ W 5.2dB-NF current-reused direct-conversion bluetooth-low-energy receiver in 40nm CMOS," in *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, Apr. 2017, pp. 1–4.
- [22] J. G. Proakis and D. G. Manolakis, *Digital signal Processing: Principles Algorithms and Applications*. London, U.K.: Pearson, 2007.



**Bart J. Thijssen** (Student Member, IEEE) was born in Ede, The Netherlands, in 1992. He received the B.Sc. degree (*cum laude*) in advanced technology and the M.Sc. degree (*cum laude*) in electrical engineering from the University of Twente, Enschede, The Netherlands, in 2014 and 2016, respectively, where he is currently pursuing the Ph.D. degree with a focus on ultra-low-power receivers with the ICD Group.

He has authored several technical journal articles and conference papers and holds one patent. His current research interests include digitally inspired analog filters, low power and high-end radios, and automotive radar systems.

Mr. Thijssen was a recipient of the Analog Devices Outstanding Student Designer Award.



**Eric A. M. Klumperink** (Fellow, IEEE) was born in Lichtenvoorde, The Netherlands, in 1960. He received the B.Sc. degree from HTS, Enschede, The Netherlands, in 1982.

He worked in the industry on digital hardware and software. He joined the University of Twente, Enschede, in 1984, shifting focus to analog CMOS circuit research. This resulted in several publications and his Ph.D. thesis "Transconductance Based CMOS Circuits: Circuit Generation, Classification and Analysis" in 1997. In 1998, he started as an Assistant Professor at the IC-Design Laboratory, Twente, and shifted research focus to RF CMOS circuits, including sabbatical at Ruhr-Universität Bochum, Bochum, Germany. Since 2006, he has been an Associate Professor, teaching analog and RF IC electronics and guiding Ph.D. and M.Sc. projects related to RF CMOS circuit design with a focus on a software-defined radio, cognitive radio, and beamforming. He holds several patents, authored and coauthored more than 175 internationally refereed journal articles and conference papers, and was recognized as 20+ ISSCC Paper Contributor over the years 1954–2013.

Mr. Klumperink has served as a member of the Technical Program Committees of the ISSCC from 2011 to 2016. He has been serving as a member of the IEEE RFIC Symposium since 2011. He was a co-recipient of the ISSCC 2002 and the ISSCC 2009 "Van Vessel Outstanding Paper Award." He has served as an Associate Editor for the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II from 2006 to 2007, the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I from 2008 to 2009, and the IEEE JSSC from 2010 to 2014 and an IEEE SSC Distinguished Lecturer from 2014 to 2015.



**Philip Quinlan** (Member, IEEE) received the B.Eng. degree in electronic engineering and the M.Eng. degree in computer science from the University of Limerick, Limerick, Ireland, in 1983 and 1994 respectively.

From 1983 to 1998, he worked in Analog Devices, Limerick, on the design of mixed-signal CMOS products for hard disk-drive (HDD) servo and read channels. In 1998, he joined ST Microelectronics, Longmont, CO, USA, where he worked on the development of Partial Response Maximum Likelihood (PRML) read-channel technology. In 2001, he joined Analog Devices, Cork, Ireland, where he led a design team on the development of a family of high-performance, low-power transceiver products. Since 2015, he has been a Technology Director of Analog Devices, working on the development of advanced ultralow-power radio technologies. He has authored or coauthored 15 technical journal articles and conference papers. He holds 16 granted U.S. patents. His research interests include the design of low-power analog CMOS circuits and signal-processing techniques employed in wireless digital communication channels.



**Bram Nauta** (Fellow, IEEE) was born in Hengelo, The Netherlands, in 1964. He received the M.Sc. degree (*cum laude*) in electrical engineering and the Ph.D. degree in analog CMOS filters for very high frequencies from the University of Twente, Enschede, The Netherlands, in 1987 and 1991, respectively.

In 1991, he joined Mixed-Signal Circuits and Systems Department, Philips Research, Eindhoven, The Netherlands. In 1998, he returned to the University of Twente, where he is currently a Distinguished

Professor, heading the IC Design Group. Since 2016, he has been serving as the Chair of the EE Department, University of Twente. His current research interests are high-speed analog CMOS circuits, software-defined radio, cognitive radio, and beamforming.

Dr. Nauta is also a member of the Royal Netherlands Academy of Arts and Sciences (KNAW). He was a co-recipient of the ISSCC 2002 and 2009 Van Vessel Outstanding Paper Award. In 2014, he received the Simon Stevin Meester award (500.000€), the largest Dutch national prize for achievements in technical sciences. He was the 2013 Program Chair of the International Solid-State Circuits Conference (ISSCC). He has served as an Associate Editor for the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II from 1997 to 1999 and the JSSC from 2001 to 2006. He was on the Technical Program Committee of the Symposium on VLSI Circuits from 2009 to 2013. He is on the Steering Committee and the Program Committee of the European Solid-State Circuit Conference (ESSCIRC). He has served as the Editor-in-Chief of the IEEE JOURNAL OF SOLID-STATE CIRCUITS (JSSC) from 2007 to 2010. He was the President of the IEEE Solid-State Circuits Society for the 2018–2019 term. He has served as a Distinguished Lecturer of the IEEE.