

COMMUNICATING PROCESS ARCHITECTURES 2005

Concurrent Systems Engineering Series

Series Editors: M.R. Jane, J. Hulskamp, P.H. Welch, D. Stiles and T.L. Kunii

Volume 63

Previously published in this series:

- Volume 62, Communicating Process Architectures 2004 (WoTUG-27), I.R. East, J. Martin, P.H. Welch, D. Duce and M. Green
- Volume 61, Communicating Process Architectures 2003 (WoTUG-26), J.F. Broenink and G.H. Hilderink
- Volume 60, Communicating Process Architectures 2002 (WoTUG-25), J.S. Pascoe, P.H. Welch, R.J. Loader and V.S. Sunderam
- Volume 59, Communicating Process Architectures 2001 (WoTUG-24), A. Chalmers, M. Mirmehdi and H. Muller
- Volume 58, Communicating Process Architectures 2000 (WoTUG-23), P.H. Welch and A.W.P. Bakkers
- Volume 57, Architectures, Languages and Techniques for Concurrent Systems (WoTUG-22), B.M. Cook
- Volumes 54–56, Computational Intelligence for Modelling, Control & Automation, M. Mohammadian
- Volume 53, Advances in Computer and Information Sciences '98, U. Gdkbay, T. Dayar, A. Grsoy and E. Gelenbe
- Volume 52, Architectures, Languages and Patterns for Parallel and Distributed Applications (WoTUG-21), P.H. Welch and A.W.P. Bakkers
- Volume 51, The Network Designer's Handbook, A.M. Jones, N.J. Davies, M.A. Firth and C.J. Wright
- Volume 50, Parallel Programming and JAVA (WoTUG-20), A. Bakkers
- Volume 49, Correct Models of Parallel Computing, S. Noguchi and M. Ota
- Volume 48, Abstract Machine Models for Parallel and Distributed Computing, M. Kara, J.R. Davy, D. Goodeve and J. Nash
- Volume 47, Parallel Processing Developments (WoTUG-19), B. O'Neill
- Volume 46, Transputer Applications and Systems '95, B.M. Cook, M.R. Jane, P. Nixon and P.H. Welch

Transputer and OCCAM Engineering Series

- Volume 45, Parallel Programming and Applications, P. Fritzson and L. Finmo
- Volume 44, Transputer and Occam Developments (WoTUG-18), P. Nixon
- Volume 43, Parallel Computing: Technology and Practice (PCAT-94), J.P. Gray and F. Naghdy
- Volume 42, Transputer Research and Applications 7 (NATUG-7), H. Arabnia
- Volume 41, Transputer Applications and Systems '94, A. de Gloria, M.R. Jane and D. Marini
- Volume 40, Transputers '94, M. Becker, L. Litzler and M. Trhel

ISSN 1383-7575

Communicating Process Architectures 2005

WoTUG-28

Edited by

Jan F. Broenink

University of Twente, The Netherlands

Herman W. Roebbers

Philips TASS, The Netherlands

Johan P.E. Sunter

Philips Semiconductors, The Netherlands

Peter H. Welch

University of Kent, United Kingdom

and

David C. Wood

University of Kent, United Kingdom

Proceedings of the 28th WoTUG Technical Meeting,
18–21 September 2005, Technische Universiteit Eindhoven,
The Netherlands

IOS
Press

Amsterdam • Berlin • Oxford • Tokyo • Washington, DC

© 2005 The authors.

All rights reserved. No part of this book may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, without prior written permission from the publisher.

ISBN 1-58603-561-4

Library of Congress Control Number: 2005932067

Publisher

IOS Press

Nieuwe Hemweg 6B

1013 BG Amsterdam

Netherlands

fax: +31 20 687 0019

e-mail: order@iospress.nl

Distributor in the UK and Ireland

IOS Press/Lavis Marketing

73 Lime Walk

Headington

Oxford OX3 7AD

England

fax: +44 1865 750079

Distributor in the USA and Canada

IOS Press, Inc.

4502 Rachael Manor Drive

Fairfax, VA 22032

USA

fax: +1 703 323 3668

e-mail: iosbooks@iospress.com

LEGAL NOTICE

The publisher is not responsible for the use which might be made of the following information.

PRINTED IN THE NETHERLANDS

Preface

We are at the start of a new CPA conference. *Communicating Process Architectures 2005* marks the first time that this conference has been organized by an industrial company (Philips) in co-operation with a university (Technische Universiteit Eindhoven). We see that this also marks the growing awareness of the ideas characterized by ‘Communicating Processes Architecture’ and their growing adoption by industry beyond their traditional base in safety-critical systems and security.

The complexity of modern computing systems has become so great that no one person – maybe not even a small team – can understand all aspects and all interactions. The only hope of making such systems work is to ensure that all components are correct *by design* and that the components *can be combined* to achieve scalability. A crucial property is that the cost of making a change to a system depends linearly on the size of that change – not on the size of the system being changed. Of course, this must be true whether that change is a matter of maintenance (e.g. to take advantage of upcoming multiprocessor hardware) or the addition of new functionality. One key is that system *composition* (and *disassembly*) introduces no surprises. A component must behave consistently, no matter the context in which it is used – which means that component interfaces must be explicit, published and free from hidden side-effect. Our view is that concurrency, underpinned by the formal process algebras of Hoare’s *Communicating Sequential Processes* and Milner’s π -*Calculus*, provides the strongest basis for the development of technology that can make this happen.

Once again we offer strongly refereed high-quality papers covering many differing aspects: system design and implementation (for both hardware and software), tools (concurrent programming languages, libraries and run-time kernels), formal methods and applications. These papers are presented in a single stream so you won’t have to miss out on anything. As always we have plenty of space for informal contact and we don’t have to worry about the bar closing at half ten!

We are pleased to have keynote speakers such as Ad Peeters of *Handshake Solutions* and Guy Broadfoot of *Verum*, proving that you can actually make profitable business using CSP as your guiding principle in the design of concurrent systems, be they hardware or software. The third keynote by IBM Chief Architect Peter Hofstee assures us that CSP was also used in the design of the communication system of the recent *Cell* processor, jointly developed by IBM, Sony and Toshiba. The fourth keynote talk is by Paul Stravers of *Philips Semiconductors* on the *Wasabi* multiprocessor architecture.

We anticipate that you will have a very fruitful get-together and hope that it will provide you with as much inspiration and motivation as we have always experienced.

We thank the authors for their submissions, the Programme Committee for their hard work in reviewing the papers and Harold Weffers and Maggy de Wert (of TUE) in making the arrangements for this meeting. Finally, we are especially grateful to Fred Barnes (of the University of Kent) for his essential technical expertise and time in the preparation of these proceedings.

Herman Roebbers (*Philips TASS*)
Peter Welch and David Wood (*University of Kent*)
Johan Sunter (*Philips Semiconductors*)
Jan Broenink (*University of Twente*)

Programme Committee

Prof. Peter Welch, *University of Kent, UK (Chair)*
 Dr. Alastair Allen, *Aberdeen University, UK*
 Prof. Hamid Arabnia, *University of Georgia, USA*
 Dr. Fred Barnes, *University of Kent, UK*
 Dr. Richard Beton, *Roke Manor Research Ltd, UK*
 Dr. John Bjorndalen, *University of Tromso, Norway*
 Dr. Marcel Boosten, *Philips Medical Systems, The Netherlands*
 Dr. Jan Broenink, *University of Twente, The Netherlands*
 Dr. Alan Chalmers, *University of Bristol, UK*
 Prof. Peter Clayton, *Rhodes University, South Africa*
 Dr. Barry Cook, *4Links Ltd., UK*
 Ms. Ruth Ivimey-Cook, *Stuga Ltd., UK*
 Dr. Ian East, *Oxford Brookes University, UK*
 Dr. Mark Green, *Oxford Brookes University, UK*
 Mr. Marcel Groothuis, *University of Twente, The Netherlands*
 Dr. Michael Goldsmith, *Formal Systems (Europe) Ltd., Oxford, UK*
 Dr. Kees Goossens, *Philips Research, The Netherlands*
 Dr. Gerald Hilderink, *Enschede, The Netherlands*
 Mr. Christopher Jones, *British Aerospace, UK*
 Prof. Jon Kerridge, *Napier University, UK*
 Dr. Tom Lake, *InterGlossa, UK*
 Dr. Adrian Lawrence, *Loughborough University, UK*
 Dr. Roger Loader, *Reading, UK*
 Dr. Jeremy Martin, *GSK Ltd., UK*
 Dr. Stephen Maudsley, *Bristol, UK*
 Mr. Alistair McEwan, *University of Surrey, UK*
 Prof. Brian O'Neill, *Nottingham Trent University, UK*
 Prof. Chris Nevison, *Colgate University, New York, USA*
 Dr. Denis Nicole, *University of Southampton, UK*
 Prof. Patrick Nixon, *University College Dublin, Ireland*
 Dr. James Pascoe, *Bristol, UK*
 Dr. Jan Pedersen, *University of Nevada, Las Vegas*
 Dr. Roger Peel, *University of Surrey, UK*
 Ir. Herman Roebbers, *Philips TASS, The Netherlands*
 Prof. Nan Schaller, *Rochester Institute of Technology, New York, USA*
 Dr. Marc Smith, *Colby College, Maine, USA*
 Prof. Dyke Stiles, *Utah State University, USA*
 Dr. Johan Sunter, *Philips Semiconductors, The Netherlands*
 Mr. Oyvind Teig, *Autronica Fire and Security, Norway*
 Prof. Rod Tosten, *Gettysburg University, USA*
 Dr. Stephen Turner, *Nanyang Technological University, Singapore*
 Prof. Paul Tynman, *Rochester Institute of Technology, New York, USA*
 Dr. Brian Vinter, *University of Southern Denmark, Denmark*
 Prof. Alan Wagner, *University of British Columbia, Canada*

Dr. Paul Walker, *4Links Ltd., UK*
Mr. David Wood, *University of Kent, UK*
Prof. Jim Woodcock, *University of York, UK*
Ir. Peter Visser, *University of Twente, The Netherlands*

Contents

| | |
|--|-----|
| Preface | v |
| <i>Herman Roebbers, Peter Welch, David Wood, Johan Sunter and Jan Broenink</i> | |
| Programme Committee | vi |
| Interfacing with Honeysuckle by Formal Contract | 1 |
| <i>Ian East</i> | |
| Groovy Parallel! A Return to the Spirit of occam ? | 13 |
| <i>Jon Kerridge, Ken Barclay and John Savage</i> | |
| On Issues of Constructing an Exception Handling Mechanism for CSP-Based Process-Oriented Concurrent Software | 29 |
| <i>Dusko S. Jovanovic, Bojan E. Orlic and Jan F. Broenink</i> | |
| Automatic Handel-C Generation from MATLAB [®] and Simulink [®] for Motion Control with an FPGA | 43 |
| <i>Bart Rem, Ajeesh Gopalakrishnan, Tom J.H. Geelen and Herman Roebbers</i> | |
| JCSP-Poison: Safe Termination of CSP Process Networks | 71 |
| <i>Bernhard H.C. Spath and Alastair R. Allen</i> | |
| <code>jcsp.mobile</code> : A Package Enabling Mobile Processes and Channels | 109 |
| <i>Kevin Chalmers and Jon Kerridge</i> | |
| CSP++: How Faithful to CSPm? | 129 |
| <i>W.B. Gardner</i> | |
| Fast Data Sharing within a Distributed, Multithreaded Control Framework for Robot Teams | 147 |
| <i>Albert Schoute, Remco Seesink, Werner Dierssen and Niek Kooij</i> | |
| Improving TCP/IP Multicasting with Message Segmentation | 155 |
| <i>Hans Henrik Happe and Brian Vinter</i> | |
| Lazy Cellular Automata with Communicating Processes | 165 |
| <i>Adam Sampson, Peter Welch and Fred Barnes</i> | |
| A Unifying Theory of True Concurrency Based on CSP and Lazy Observation | 177 |
| <i>Marc L. Smith</i> | |
| The Architecture of the Minimum intrusion Grid (MiG) | 189 |
| <i>Brian Vinter</i> | |
| Verification of JCSP Programs | 203 |
| <i>Vladimir Klebanov, Philipp Rümmer, Steffen Schlager and Peter H. Schmitt</i> | |

| | |
|--|-----|
| Architecture Design Space Exploration for Streaming Applications through Timing Analysis <i>Maarten H. Wiggers, Nikolay Kavaldjiev, Gerard J.M. Smit and Pierre G. Jansen</i> | 219 |
| A Foreign-Function Interface Generator for occam-pi <i>Damian J. Dimmich and Christian L. Jacobsen</i> | 235 |
| Interfacing C and occam-pi <i>Fred Barnes</i> | 249 |
| Interactive Computing with the Minimum intrusion Grid (MiG) <i>John Markus Bjørndalen, Otto J. Anshus and Brian Vinter</i> | 261 |
| High Level Modeling of Channel-Based Asynchronous Circuits Using Verilog <i>Arash Saifhashemi and Peter A. Beereel</i> | 275 |
| Mobile Barriers for occam-pi : Semantics, Implementation and Application <i>Peter Welch and Fred Barnes</i> | 289 |
| Exception Handling Mechanism in Communicating Threads for Java <i>Gerald H. Hilderink</i> | 317 |
| R16: A New Transputer Design for FPGAs <i>John Jakson</i> | 335 |
| Towards Strong Mobility in the Shared Source CLI <i>Johnston Stewart, Paddy Nixon, Tim Walsh and Ian Ferguson</i> | 363 |
| gCSP occam Code Generation for RMoX <i>Marcel A. Groothuis, Geert K. Liet and Jan F. Broenink</i> | 375 |
| Assessing Application Performance in Degraded Network Environments: An FPGA-Based Approach <i>Mihai Ivanovici, Razvan Beuran and Neil Davies</i> | 385 |
| Communication and Synchronization in the Cell Processor (<i>Invited Talk</i>) <i>H. Peter Hofstee</i> | 397 |
| Homogeneous Multiprocessing for Consumer Electronics (<i>Invited Talk</i>) <i>Paul Stravers</i> | 399 |
| Handshake Technology: High Way to Low Power (<i>Invited Talk</i>) <i>Ad Peeters</i> | 401 |
| If Concurrency in Software Is So Simple, Why Is It So Hard? (<i>Invited Talk</i>) <i>Guy Broadfoot</i> | 403 |
| Author Index | 405 |