

# Non-linear Behavior of Al-contacted Pure Amorphous Boron (PureB) Devices at Low Temperatures

Tihomir Knežević<sup>1\*</sup>, Lis K. Nanver<sup>2</sup>, Ivana Capan<sup>3</sup> and Tomislav Suligoj<sup>1</sup>

<sup>1</sup>University of Zagreb, Faculty of Electrical Engineering and Computing, Micro and Nano Electronics Laboratory, Croatia

<sup>2</sup>University of Twente, Faculty of Electrical Engineering Mathematics & Computer Science, Enschede, The Netherlands

<sup>3</sup>Ruder Bošković Institute, Zagreb, Croatia

\*tihomir.knezevic@fer.hr

**Abstract - Deposition of pure amorphous boron (PureB) layers on n-type Si results in p<sup>+</sup>n-like devices even in cases where B in-diffusion during the deposition is not expected. It is suspected that such behavior is due to the formation of an interfacial hole layer (IHL) between the PureB and Si. To further investigate physical mechanisms governing conduction of holes across the PureB/Si interface and through the IHL, electrical measurements were performed from room temperature down to cryogenic temperatures as low as 100 K. In this paper, current-voltage (*I-V*) measurements are made on structures where the PureB connects to p-type Si regions. One set of devices comprises ring-shaped structures designed for measuring the conductance through the IHL. In these structures, the PureB layer is deposited in rings that are contacted at the inner and outer perimeter with Al. Another set of samples includes devices where the PureB layer was deposited on p-type bulk Si. At room temperature, a close to linear change of current with voltage was seen irrespective of the PureB layer thickness and post-deposition processing. Lowering the operating temperature led to an increasingly non-linear *I-V* characteristics. Plausible explanations for the non-linear behavior are considered and discussed in the paper.**

## I. INTRODUCTION

Aluminum deposition is a common way of contacting semiconductor devices such as those made in Si technology [1], [2]. Depending on the physics and chemistry of the metal-semiconductor contact [3], Al can form a Schottky barrier to the semiconductor the rectifying behavior of which is used in Schottky devices [2]. In other devices, the Schottky barrier may impede the desired operation because an ohmic contact of the Al to the semiconductor is required. Consequently, fabrication methods have been developed to enable tuning of the Schottky barrier height [3]–[5]. Alternatively, tunneling of majority carriers through the Schottky barrier can be promoted to achieve ohmic contacting [2]. This is, for example, the case when Al is deposited on highly doped p-type Si [2], [6].

Al-contacting is commonly used in pure amorphous boron (PureB) deposition technology for fabrication of PureB photodiodes [7]–[9]. The attraction of PureB technology lies in the formation of nm-thin PureB layers

obtained by Si exposure to diborane (B<sub>2</sub>H<sub>6</sub>) at different processing conditions and temperatures from 400°C to 700°C [10], [11]. Although the combined thickness of the PureB layer and B-diffused Si obtained from 700°C depositions can be lower than 10 nm, the saturation current density of PureB photodiodes is in the range of conventional deep-diffused pn-junction devices and can be lower than 10<sup>-19</sup> A/μm<sup>2</sup> [10], [12]. An effective electron blocking mechanism was determined by emitter Gummel number measurements of devices where PureB was incorporated in the emitter region [12]. The physical mechanisms governing such behavior need to be further investigated. It has been proposed that a monolayer of acceptor states formed at the PureB/Si interface is responsible for creating a layer of fixed negative charge that can maintain an interfacial hole layer (IHL) which effectively behaves as a highly doped p-region [10], [13]. The presence of this p-type region is substantiated by experimental evidence showing high conductance along the PureB-Si interface even for deposition at 400°C where no doping of the bulk Si is expected [14]. In other earlier work on deposition of amorphous boron layers on Si, they were found to cause band bending at the interface with the Si [15]–[17], supporting the existence of an IHL. In PureB photodiodes, the bonding leading to the formation of the IHL has been assumed to be responsible for the exceptionally good performance with respect to low dark currents, high stability, and robustness in harsh environments [18]. Moreover, it has been shown that the PureB serves as a diffusion barrier for pure aluminum deposition [19].

The nature of the Al-on-PureB contact and the relationship to the PureB/Si IHL is still a subject of investigation [20]. The experimental evidence gathered on PureB p<sup>+</sup>n-like diodes that were metallized, shows that the electron blocking properties are unimpeded when PureB layer thickness is larger than 2 nm. However, increasing the thickness of the PureB layer negatively impacts the series resistance [12]. For longer B<sub>2</sub>H<sub>6</sub> exposure time, the PureB thickness can be increased to some nm and for such thick layers the contact resistivity was shown to increase linearly with the thickness. A boron resistivity from 500 Ωcm to 10 kΩcm was determined where the spread was related to the process history of the deposition chamber [21].

This work was supported by the Croatian Science Foundation under contract no. 9006.

However, for layers thinner than about 3 nm, the contact resistivity is attractively low and it is suspected that the PureB layer then behaves as a high-ohmic tunneling layer [12]. A simulation study of an Al-Si configuration where a thin Si layer, on top of bulk Si, mimics the PureB properties in terms of doping concentration and thickness showed that an IHL could well be responsible for the observed blocking of the electron injection [20]. In the model, it was proposed that Al forms a Schottky barrier to the boron top layer through which holes tunnel from the IHL to the Al. The plausibility of this model was supported by measurements from [12].

In this paper, low temperature measurements of two sets of PureB devices are presented. They were performed with the aim of investigating the nature and the physical properties of Al-contacts to PureB layers and the connection to the IHL formed at the PureB/Si interface. Current-voltage ( $I$ - $V$ ) measurements are performed at temperatures from 100 K to 300 K for ring-shaped devices fabricated with different PureB deposition and post-deposition steps. Non-linearities in  $I$ - $V$  characteristics of ring-shaped structures were observed at cryogenic temperatures for thick PureB layers. Similarly, non-linear behavior of the  $I$ - $V$  characteristics was seen for measurements performed at lower operating temperatures for thick PureB layers on p-type bulk Si even though the contact to substrate was ohmic.

## II. DEVICE FABRICATION

Two types of devices were examined. One type, ring-shaped structures, were fabricated with the basic design described in [22] that allows the extraction of the sheet resistance along PureB/Si interface. The schematic cross section and layout are shown in Fig. 1 where the width,  $L_{PB}$ , and radius,  $r_g$ , of the ring are indicated. The PureB layer was deposited in the whole ring and the inner and outer perimeter was contacted by Al.

The substrates used for fabrication of the PureB ring-shaped diodes were 1-10  $\Omega\text{cm}$  n-type (100) Si wafers. Guard rings at the ring perimeter were created by  $B^+$  implantation to a dose of  $10^{13}\text{ cm}^{-2}$  at an energy of 180 keV through a 300-nm thick thermal oxide. The backside of the wafer was implanted with  $P^+$  to a dose of  $10^{15}\text{ cm}^{-2}$  at an energy of 150 keV. The activation of the impurities was performed with a 20-min anneal at  $1000^\circ\text{C}$ . Wet etching of the oxide was performed to expose the Si surface for the PureB layer deposition at a temperature of  $700^\circ\text{C}$ . The duration of the PureB layer deposition was either 6 min or 20 min which gave a PureB layer thickness of approximately 3 nm or 8 nm, respectively [23]. Some of the devices were subjected to subsequent annealing steps at either  $800^\circ\text{C}$  or  $850^\circ\text{C}$  for 20 min and 30 min, respectively.




Figure 1. Schematic cross section (left) and top view (right) of ring-shaped devices that have PureB rings of varying width  $L_{PB}$  and radius  $r_g$ .

TABLE I. PUREB DEPOSITION AND POST-DEPOSITION FABRICATION STEPS FOR RING-SHAPED STRUCTURES.

Device name	PureB deposition	Post-deposition treatment	Junction depth (nm)
B[6,700]	6 min @ $700^\circ\text{C}$	-	6
B[20,700]	20 min @ $700^\circ\text{C}$	-	10
B[20,800]	20 min @ $700^\circ\text{C}$	10 min @ $800^\circ\text{C}$	35
B[20,850]	20 min @ $700^\circ\text{C}$	30 min @ $850^\circ\text{C}$	125
B[20,900]	20 min @ $700^\circ\text{C}$	20 min @ $900^\circ\text{C}$ , PureB removal	190

The subsequent annealing had the effect of increasing the junction depth since the PureB layer can be used as an abundant source of B [10]. One of the samples where the PureB is deposited at  $700^\circ\text{C}$  for 20 min is subjected to a  $900^\circ\text{C}$  anneal lasting 20 min after which the PureB layer is removed by plasma etching. All the variations in the PureB deposition procedure and the post-deposition steps are listed in the Table I. Junction depths to a bulk doping concentration of  $10^{15}\text{ cm}^{-3}$  were obtained from the process simulations performed as described in [24]. Contacting of the devices was performed by the 875 nm Al deposition at  $350^\circ\text{C}$  which was patterned, and plasma etched down to about 150 nm followed by a HF wet etching to remove Al in the light-entrance windows. Al was deposited on the backside of the wafer at room temperature to a thickness of 675 nm to contact the cathode.

The second type of test structure, a simple contact to p-type bulk Si, was fabricated by depositing PureB in oxide windows to a p-type 2-5  $\Omega\text{cm}$  (100) Si substrate on which a 0.2- $\mu\text{m}$ -thick surface doping of  $10^{17}\text{ cm}^{-3}$  was grown by epitaxy. The PureB layer was deposited in another reactor than for the ring-structures. It was a 10 min deposition at  $700^\circ\text{C}$  that gave a layer thickness of  $\sim 7\text{ nm}$ . With this reactor it was known that the resistivity of the PureB was in the 10  $\text{k}\Omega\text{cm}$  range while for the ring-structures a much lower resistivity of about 500  $\Omega\text{cm}$  was expected [21]. The PureB was metalized as for the ring-structures on the front and back of the wafer.

## III. CURRENT-VOLTAGE ( $I$ - $V$ ) MEASUREMENTS

Low temperature measurements of the ring-shaped PureB devices were performed in a cryostat. Liquid nitrogen was used as a cryogen so temperatures as low as 77 K could be achieved. A Keithley parameter analyser 4200 SCS was used to measure the  $I$ - $V$  characteristics of the devices. The measurements of the PureB contacts to p-type bulk Si were performed through the wafer using a wafer prober with a temperature-controlled chuck that enabled temperatures down to  $3.5^\circ\text{C}$ .

### A. Ring-shaped PureB devices

Ring-shaped structures with  $L_{PB} = 70\text{ }\mu\text{m}$  were measured at temperatures from 100 K to 300 K. The PureB deposition conditions and post-deposition treatments are listed in Table I. The  $I$ - $V$  characteristics were measured from the outer to inner contacts of the ring-structure by applying a voltage  $V_D$  to the inner contact. The results for the devices B[6,700] and B[20,700] that have no post-deposition anneals are shown in Fig. 2a and 2b, respectively. The B[6,700] device displays linear  $I$ - $V$




Figure 2.  $I$ - $V$  characteristics of the PureB layer ring-shaped structures for temperatures between 100 K and 300 K where the PureB layer is deposited for (a) 6 min at 700°C, (b) 20 min at 700°C.

characteristics irrespective of the device temperature. At 300 K, the B[20,700] device also displays linear behavior but as the temperature decreases, the  $I$ - $V$  characteristics start to show non-linear behavior.

Measurements on the structures where the PureB layer is deposited at 700°C for 20 min followed by post-deposition anneals show similar behavior in terms of non-linearities at low operating temperatures. The comparison of the  $I$ - $V$  characteristics for the devices with various PureB deposition processes is shown in Fig. 3 for temperatures of 100 K and 300 K. Post-deposition anneals increase the junction depth of the p-type region under the PureB layer




Figure 3. Comparison of the  $I$ - $V$  characteristics for various PureB deposition and post-deposition steps for the temperatures of 100 K and 300 K.

due to B in-diffusion. These deeper junctions with higher peak doping have lower sheet resistance which could be seen from the  $I$ - $V$  characteristics. As the temperature decreases, non-linear effects start to dominate the characteristics irrespective of the junction depth. Therefore, it is plausible that the thickness of the PureB layer is responsible for the observed non-linearities.

The current through the PureB ring was measured at 0.1 V for temperatures between 100 K and 300 K and plotted as an Arrhenius plot in Fig. 4. Measurements of the B[20,900] device where the PureB layer was removed prior to metallization is also shown for comparison. This device has the largest current level which is almost constant for the whole temperature range. The Al contact to the highly-doped p-type region obtained from the B in-diffusion forms a tunneling Schottky contact. Almost constant current with temperature was also measured for the device where the PureB layer deposition is performed for 6 min at 700°C. It is suspected that the PureB layer in such a device is sufficiently thin to allow for tunneling to the Al contact through the PureB layer. On the other hand, the devices with a thicker PureB layer deposited at 700°C for 20 min with different post-deposition annealing steps, show an exponential decrease of the current with decreasing operating temperature. The assumption that the holes tunnel to the Al contact through PureB layer, as proposed in the rudimentary model [20], would explain this behavior. A discussion on the tunneling mechanism and the connection to non-linearities in the  $I$ - $V$  characteristics is provided in Section III.

### B. Devices with PureB deposited on p-type bulk Si

To further study the impact of Al contact on conductance of holes in PureB devices, measurements were performed on PureB-on-p-type bulk devices with an area of  $40 \times 40 \mu\text{m}^2$ . The measured  $I$ - $V$  characteristics for temperatures of 3.5°C, 10°C, 20°C, 30°C and 40°C are shown in Fig. 5. Non-linear behavior is observed even for temperatures as high as 40°C. The  $I$ - $V$  characteristics are symmetrical around a bias voltage of 0 V. As the temperature decreases, non-linear effects start to become more prominent. As in the case of non-linearities in the ring-shaped structures, it is assumed that the thickness of the PureB layer is responsible for observed behavior. Moreover, for this sample a much higher PureB resistivity




Figure 4. Arrhenius plot of the current measured at 0.1 V for the ring-shaped devices with various PureB deposition and post-deposition steps. For comparison, the measurements of the sheet resistance structure where the PureB layer is removed prior to the Al deposition is also shown.




Figure 5.  $I$ - $V$  characteristics of the device where PureB layer is deposited for 10 min at 700°C on p-type bulk for temperatures between 3.5°C and 40°C

is expected which may explain that the non-linearities could be observed even at room temperature.

### C. Comparison of temperature dependent resistance extracted for various PureB devices

From the  $I$ - $V$  characteristics of the samples with  $L_{PB} = 100 \mu\text{m}$ , the resistance at 0.1 V bias voltage was calculated and the results are plotted with respect to  $T^{-1/4}$  and shown in Fig. 6a for ring-shaped PureB devices with different deposition and post-deposition fabrication steps. For comparison, the resistance of the device where the PureB layer is removed and the device where the PureB layer is deposited on a p-type substrate is also plotted. The resistance of the B[6,700] device shows constant values irrespective of the temperature. However, the devices where the PureB layer is deposited for 20 min at 700°C show exponential increase of the resistance with decreasing  $T^{-1/4}$  which characterizes variable range hopping conduction characteristic to amorphous materials [25]. The resistance with respect to  $T^{-1/4}$  calculated at bias voltages of 0.1 V, 0.3 V and 0.5 V is shown in Fig. 6b. The measurements were performed for the devices B[6,700] and B[20,850]. For the device with 6-min PureB deposition it is suspected that the holes tunnel to the Al contact showing no change in the resistance for different bias voltages. Since VRH exhibits field dependence [26], the change in characteristics of thick PureB samples with bias could be due to VRH in the PureB layers. However, Schottky contacts can have similar temperature and bias dependence. Simulations of back-to-back Schottky contacts with a barrier of 4.25 eV to n-type bulk with doping of  $10^{18} \text{ cm}^{-3}$ , assuming the area of the device of  $5000 \mu\text{m}^2$  and a tunneling contact were performed in Sentaurus Device [27]. The work-functions define the slope of the resistance with respect to the temperature change. Simulation results are shown in Fig. 6b. For comparison, the analytical model for VRH is used to model temperature dependent resistance. Given that both Schottky contacts and the VRH mechanism show similar behavior with temperature, it could not be concluded with certainty that only the VRH or the Schottky resistance dominates the series resistance of the devices.




Figure 6. (a) Resistance at 0.1 V with respect to  $T^{-1/4}$  for the PureB devices where the PureB layer is fabricated with various deposition and post-deposition fabrication steps. (b) Resistance with respect to  $T^{-1/4}$  of the B[6,700] and B[20,850] devices. The resistance is calculated at voltages of 0.1 V, 0.3 V and 0.5 V. For comparison, simulations of a back-to-back Schottky structure and a VRH dominated resistance are shown.

## IV. DISCUSSION ON THE ORIGIN OF NON-LINEAR BEHAVIOR OF AL-CONTACTED PUREB LAYERS

For thick PureB layers the results show that the  $I$ - $V$  characteristics change from almost ohmic behavior at room temperature to non-linear behavior at low temperatures. An explanation for this is offered by the rudimentary model of PureB-on-Si where Al forms a Schottky barrier to the PureB layer [20]. The band diagram in support of this model is made based on assumptions taken from [20] and is shown in Fig. 7. The thickness of the top layer was 5 nm, the IHL was modeled by a high fixed interface charge concentration,  $N_I = 5 \times 10^{13} \text{ cm}^{-2}$  at the interface between the Si top-layer and the bulk. The Al metal with work-function of 4.1 eV was assumed to form a Schottky contact to the top-layer with a barrier for holes. It is suspected that the holes from the IHL tunnel to the Al when the PureB/Si interface is brought close to the Al contact by a reduced thickness of the PureB layer. Thin PureB layers would thus form an ohmic contact. On the other hand, for thick PureB layers, tunneling of holes from the IHL to the Al contact would be suppressed at lower temperature. Both mechanisms, a change of the Schottky barrier tunneling with temperature or VRH, would result in non-linearities in the  $I$ - $V$  characteristics as seen at low temperatures, and with




Figure 7. Band diagram of the Al-contacted Si top-layer on Si bulk with a thickness of the top-layer of 5 nm. The interface hole layer is simulated by assuming a fixed interface charge concentration of  $5 \times 10^{13} \text{ cm}^{-2}$ .

the present measurements it is not possible to discern between the two.

Any further analysis is complicated since the PureB in ring-shaped structures was contacted by Al on either end of the IHL. It is assumed that contacts represent two back-to-back Schottky diodes with a resistor between, defined by the sheet resistance of the IHL, as shown in Fig. 8. To properly analyze such a structure, impedance spectroscopy could be used with an appropriate equivalent network [28], [29]. If a Schottky contact is formed, capacitive behavior of the Al-contacted PureB layers should become visible.

## V. CONCLUSIONS

At room temperature, irrespective of the PureB thickness, the  $I$ - $V$  characteristics are close to linear. It can be assumed that the Al contact to PureB is ohmic. Linear behavior is preserved even at cryogenic temperatures as low as 100 K for the samples with thin PureB layers or in cases where the PureB layer is completely removed. In contrast, ring-shaped structures with thicker PureB layers show non-linearities in  $I$ - $V$  characteristics which are more pronounced when measurements are made at low temperatures. While VRH conduction in the PureB layer could well dominate the series resistance of the devices with the thicker PureB layers, similar temperature dependence would also be expected if the resistivity of the Schottky contact plays a role. In addition, tunneling of holes from the IHL to an Al Schottky contact would also explain the lower series resistance of devices with thin PureB layers that does not change with temperature. Likewise, both VRH and Schottky contacting could be responsible for the non-linear behavior observed for temperature dependent measurements of devices with the PureB layer deposited on p-type bulk Si. For this sample a much higher PureB resistivity is expected which may explain that non-linearities could be observed even at room temperature. The change of the tunneling with temperature




Figure 8. Back-to-back Schottky diode configuration representing the PureB contacted ring-shaped structure.

is explained by the fact that the holes are tunneling from IHL to Al contact passing through PureB layer. Since the PureB layer should have an abundance of trap states, both VRH and direct tunneling of holes to the Al contact could support this behavior. This explanation is in accordance with the rudimentary model of the Al-contacted PureB-on-Si configuration proposed in [20]. Impedance spectroscopy should be performed to possibly confirm the assumption that a Schottky barrier is formed by Al deposition on PureB.

## REFERENCES

- [1] J. D. Plummer, M. D. Deal, and P. B. Griffin, *Silicon VLSI Technology: Fundamentals, Practice and Modeling*. Prentice Hall, 2000.
- [2] S. M. Sze and K. K. Ng, *Physics of Semiconductor Devices*, 3rd edition. Hoboken, N.J: Wiley-Interscience, 2006.
- [3] R. T. Tung, "The physics and chemistry of the Schottky barrier height," *Applied Physics Reviews*, vol. 1, no. 1, p. 011304, Mar. 2014.
- [4] Z. J. Horváth, M. Ádám, I. Szabó, M. Serényi, and V. Van Tuyen, "Modification of Al/Si interface and Schottky barrier height with chemical treatment," *Applied Surface Science*, vol. 190, no. 1–4, pp. 441–444, May 2002.
- [5] M. Sinha, E. F. Chor, and Y.-C. Yeo, "Tuning the Schottky barrier height of nickel silicide on p-silicon by aluminum segregation," *Applied Physics Letters*, vol. 92, no. 22, p. 222114, Jun. 2008.
- [6] A. J. Learn, "Evolution and Current Status of Aluminum Metallization," *Journal of The Electrochemical Society*, vol. 123, no. 6, p. 894, 1976.
- [7] F. Sarubbi, L. K. Nanver, T. L. M. Scholtes, S. N. Nihtianov, and F. Scholze, "Pure boron-doped photodiodes: a solution for radiation detection in EUV lithography," in *ESSDERC 2008-38th European Solid-State Device Research Conference*, 2008, pp. 278–281.
- [8] A. Šakić *et al.*, "Versatile silicon photodiode detector technology for scanning electron microscopy with high-efficiency sub-5 keV electron detection," in *Electron Devices Meeting (IEDM), 2010 IEEE International*, 2010, pp. 31–4.
- [9] L. Qi, K. R. C. Mok, M. Aminian, E. Charbon, and L. K. Nanver, "UV-Sensitive Low Dark-Count PureB Single-Photon Avalanche Diode," *IEEE Transactions on Electron Devices*, vol. 61, no. 11, pp. 3768–3774, Nov. 2014.
- [10] L. K. Nanver *et al.*, "Robust UV/VUV/EUV PureB Photodiode Detector Technology With High CMOS Compatibility," *IEEE Journal of Selected Topics in Quantum Electronics*, vol. 20, no. 6, pp. 306–316, Nov. 2014.
- [11] F. Sarubbi, T. L. M. Scholtes, and L. K. Nanver, "Chemical Vapor Deposition of  $\alpha$ -Boron Layers on Silicon for Controlled Nanometer-Deep p + n Junction Formation," *Journal of Electronic Materials*, vol. 39, no. 2, pp. 162–173, Feb. 2010.
- [12] F. Sarubbi, L. K. Nanver, and T. L. M. Scholtes, "High Effective Gummel Number of CVD Boron Layers in Ultrashallow p+n Diode Configurations," *IEEE Transactions on Electron Devices*, vol. 57, no. 6, pp. 1269–1278, Jun. 2010.
- [13] L. K. Nanver *et al.*, "Pure Dopant Deposition of B and Ga for Ultrashallow Junctions in Si-based Devices," *ECS Transactions*, vol. 49, no. 1, pp. 25–33, Aug. 2012.
- [14] L. Qi and L. K. Nanver, "Conductance Along the Interface Formed by 400 °C Pure Boron Deposition on Silicon," *IEEE Electron Device Letters*, vol. 36, no. 2, pp. 102–104, Feb. 2015.
- [15] Y. Wang, R. J. Hamers, and E. Kaxiras, "Atomic structure and bonding of boron-induced reconstructions on Si (001)," *Physical review letters*, vol. 74, no. 3, p. 403, 1995.
- [16] M. L. Yu, D. J. Vitkavage, and B. S. Meyerson, "Doping reaction of  $\text{PH}_3$  and  $\text{B}_2\text{H}_6$  with Si(100)," *Journal of Applied Physics*, vol. 59, no. 12, pp. 4032–4037, Jun. 1986.
- [17] J. Krügener, H. J. Osten, and A. Fissel, "Ultraviolet photoelectron spectroscopic study of boron adsorption and surface segregation on Si(111)," *Physical Review B*, vol. 83, no. 20, May 2011.
- [18] L. Shi, S. Nihtianov, L. K. Nanver, and F. Scholze, "Stability Characterization of High-Sensitivity Silicon-Based EUV Photodiodes in a Detrimental Environment," *IEEE Sensors Journal*, vol. 13, no. 5, pp. 1699–1707, May 2013.

- [19] A. Šakić, V. Jovanović, P. Maleki, T. L. Scholtes, S. Milosavljević, and L. K. Nanver, "Characterization of amorphous boron layers as diffusion barrier for pure aluminium," in *MIPRO, 2010 Proceedings of the 33rd International Convention*, 2010, pp. 26–29.
- [20] T. Knežević, L. K. Nanver, and T. Suligoj, "Perimeter effects from interfaces in ultra-thin layers deposited on nanometer-deep p+n silicon junctions," in *2017 40th International Convention on Information and Communication Technology, Electronics and Microelectronics, MIPRO 2017 - Proceedings*, 2017, pp. 72–76.
- [21] V. Mohammadi, S. Ramesh, and L. K. Nanver, "Thickness evaluation of deposited PureB layers in micro-/millimeter-sized windows to Si," in *Microelectronic Test Structures (ICMTS), 2014 International Conference on*, 2014, pp. 194–199.
- [22] L. K. Nanver, X. Liu, and T. Knezevic, "Test structures without metal contacts for DC measurement of 2D-materials deposited on silicon," in *Proc. ICMTS 2018*, 2018, pp. 69–74.
- [23] A. Šakić *et al.*, "Boron-layer silicon photodiodes for high-efficiency low-energy electron detection," *Solid-State Electronics*, vol. 65–66, pp. 38–44, Nov. 2011.
- [24] L. Shi *et al.*, "Series resistance optimization of high-sensitivity Si-based VUV photodiodes," in *Instrumentation and Measurement Technology Conference (I2MTC), 2011 IEEE*, 2011, pp. 1–4.
- [25] N. F. Mott, "Conduction in non-crystalline materials: III. Localized states in a pseudogap and near extremities of conduction and valence bands," *Philosophical Magazine*, vol. 19, no. 160, pp. 835–852, Apr. 1969.
- [26] N. Apsley and H. P. Hughes, "Temperature- and field-dependence of hopping conduction in disordered systems, II," *Philosophical Magazine*, vol. 31, no. 6, pp. 1327–1339, Jun. 1975.
- [27] Synopsys, *Sentaurus Device User Guide*. Mountain View, CA, USA: Synopsys, 2016.
- [28] C. S. S. Sangeeth, A. Wan, and C. A. Nijhuis, "Equivalent Circuits of a Self-Assembled Monolayer-Based Tunnel Junction Determined by Impedance Spectroscopy," *Journal of the American Chemical Society*, vol. 136, no. 31, pp. 11134–11144, Aug. 2014.
- [29] A. J. Chiquito, C. A. Amorim, O. M. Berengue, L. S. Araujo, E. P. Bernardo, and E. R. Leite, "Back-to-back Schottky diodes: the generalization of the diode theory in analysis and extraction of electrical parameters of nanodevices," *Journal of Physics: Condensed Matter*, vol. 24, no. 22, p. 225303, Jun. 2012.