

# Fast Thermal Cycling-Enhanced Electromigration in Power Metallization

H. V. Nguyen, *Member, IEEE*, Cora Salm, *Member, IEEE*, B. H. Krabbenborg, J. Bisschop, A. J. Ton Mouthaan, and Fred G. Kuper, *Member, IEEE*

*Invited Paper*

**Abstract**—Multilevel interconnects used in power ICs are susceptible to short circuit failure due to a combination of fast thermal cycling and electromigration stresses. In this paper, we present a study of electromigration-induced extrusion short-circuit failure in a standard two level metallization currently used in power ICs and in particular the effect of fast thermal cycling on the subsequent electromigration lifetime. A special test chip was designed, in which the electromigration test structure is integrated with a heating element and a diode as temperature sensor in order to generate fast temperature swings and to monitor them. Experimental results showed that with the introduction of fast thermal cycling as a preconditioning, the electromigration lifetime is significantly reduced. We observed that the reduction of the electromigration lifetime depends on the stress time, temperature range and the minimum temperature. Electromigration simulations using a two-dimensional simulator confirm the extrusion short circuit as failure mechanism.

**Index Terms**—Electromigration, extrusion, fast thermal cycling, interlayer dielectric, short circuits.

## I. INTRODUCTION

**E**LECTROMIGRATION (EM) is a phenomenon that occurs when an electrical current leads to mass transport of metal atoms within the integrated circuit (IC) metallization [1]. EM-induced failure of interconnects can be either voids growing over the entire line width that cause breaking or resistance increase of the line or extrusions that cause short circuits to neighboring lines. Many extensive studies have reported about the EM-induced open circuits as well as the resistance increase failure mode in submicron line metallization. However, the EM-induced extrusion short circuit, which has been already reported in an earlier study [2], can become a reliability concern in modern integrated circuits, where multilevel metallization schemes with faster, smaller and higher performance are

required. This means that the multilevel interconnect dimensions, linewidth, linespacing, and junction depth are shrunk to accommodate a higher density of metal lines and low- $k$  dielectric materials are introduced to increase the speed. As published data shows, low- $k$  dielectrics have a lower fracture resistance compared to conventional dielectrics [3]. Metallization schemes using low- $k$  materials as an interlayer dielectric (ILD) can cause a reliability problem because of an increased chance of cracking of the low- $k$  dielectric due to a compressive stress induced by the EM driving force [4]. In these cases, use of design rules based solely on the open circuit failure mode could result in a less reliable product. It has been recognized that the extrusion short circuit failures induced by EM results in the cracking of the ILD (or passivation) not only depend on the metallization properties but also on the ILD properties. For instance, if a lower elastic modulus ILD is used, it could flex and relieve some of the EM-induced compressive stress in the metal line resulting in a delay of the extrusion. Thermal and mechanical stresses are generated in both the ILD and the metal layers due to the thermal mismatch among metallic, dielectrics and silicon substrate. It is clear that thermal and mechanical stresses can degrade the metal line (induce voids) as well as the ILD (induce micro-crack) and can be considered a particularly important aspect to the EM-induced extrusion failure mechanism.

In power IC metallization schemes, there is a coupling between thermal and electromigration stresses due to large ac signals. Therefore, a combined stress of EM and thermal cycling may induce early extrusion failures in the metallization, which would be a major reliability concern in power ICs. There are quite some studies about the effect of thermal cycling on the electromigration performance [5], [6]. In these studies, the thermal cycling is done slowly using an environmental chamber. The typical temperature cycle time for this method is quarters of an hour or more. This possibly masks the mechanism of more realistic fast thermal cycling (FTC) on the EM performance. As far as we know the effects of the FTC on the EM performance is still unknown, and a full understanding the effect of the FTC stress on the EM performance is necessary to adjust the EM design rules for a better reliability of multilevel interconnects used in power ICs.

In this paper, we characterize the EM-induced extrusion short circuit failure mode of a standard two level metallization currently used in power ICs. A no-cracking condition together

Manuscript received September 17, 2003; revised December 10, 2003. This work was supported by the Dutch Foundation for Fundamental Research of Matter (FOM) and Philips Semiconductors, Nijmegen, The Netherlands.

H. V. Nguyen, C. Salm, and A. J. Mouthaan are with the MESA+ Research Institute, University of Twente, Enschede, The Netherlands (e-mail: h.v.nguyen@el.utwente.nl).

B. H. Krabbenborg and J. Bisschop are with Philips Semiconductors, Nijmegen, The Netherlands.

F. G. Kuper is with the MESA+ Research Institute, University of Twente, Enschede, The Netherlands, and also with Philips Semiconductors, Nijmegen, The Netherlands.

Digital Object Identifier 10.1109/TDMR.2004.826589




Fig. 1. Experimental setup. (a) Top view diagram of the electromigration test structure together with the electromigration test circuit; pads (2), (3), (6), and (7) are  $I_{EM}^+$ ,  $V_{EM}^+$ ,  $V_{EM}^-$ , and  $I_{EM}^-$ , respectively, and (1), (4), and (5) are extrusion monitors. (b) Setup for fast thermal cycling preconditioning, (1) is a pulsed current source, (2) is the temperature measurement module (consists of a digital oscilloscope and a dc current source), and (3) is the EM device under test.

TABLE I  
TEST STRUCTURE LAYER DETAILS

Layers	Materials	Thickness [ $\mu\text{m}$ ]
Passivation	$\text{Si}_3\text{N}_4$	1
Metal 2	Al-Si(1%)-Cu(0.5%)	2.5
Interlayer Dielectric	$\text{Si}_3\text{N}_4$	0.9
Metal 1	Al-Si(1%)-Cu(0.5%)	1
Oxide	$\text{SiO}_2$	1

with simulations of the EM-induced compressive stress and the thermal expansion is used to demonstrate the failure mechanism. In particular, the influence of FTC, induced by the on chip micro-chuck, on the EM performance is investigated. Different FTC conditions are employed to carry out a preconditioning step to distinguish between the effects of the FTC temperature range ( $\Delta T$ ) and the FTC minimum temperature ( $T_{\min}$ ) on the EM lifetime.

## II. EXPERIMENTAL DETAILS

### A. Description of the Test Chip

The test chip was manufactured in a two-level metallization process used for the fabrication of power ICs. Both metal 1 and metal 2 are AlCu(1%)Si(0.5%). No barrier layers were used. The thicknesses of metal 1 and 2 are 1.0 and 2.5  $\mu\text{m}$ , respectively. The passivation and the interlayer dielectric are both silicon nitride with a thickness of 1.0 and 0.9  $\mu\text{m}$ , respectively. Table I summarizes the material information.

The 1000- $\mu\text{m}$ -long test line (metal 1) has Kelvin contacts to accurately measure the resistance. Next to the meandering stressed test line there are additional tracks at both sides to monitor lateral extrusion in metal 1 and a large metal 2 plate, covering the entire structure, to monitor interlayer metal extrusions during the EM testing. The metal 2 plate is only used as an extrusion monitor and there are no vias between metal 1 and metal 2. The line length of 1000  $\mu\text{m}$  exceeds the Blech length significantly and is even longer than the standard NIST EM structures.

On both sides the EM test line ends in wide NIST-like feeds which act like reservoirs.

The line width of the test line and the extrusion monitors, as well as the spaces between the stressed line and the extrusion monitor tracks, is 3.5  $\mu\text{m}$ .

To carry out the FTC as preconditioning for the EM tests, besides the standard EM test element, the test chip was designed with two more important on-chip elements. First, a large  $n^+$ -Si resistor just below the die surface that can be used as a micro-chuck. Second, an integrated diode in the middle of the chip used as a temperature sensor. The resistor is used to generate fast temperature swings by forcing a pulsed current through it and the diode is used to monitor the temperature swings.

The test chips were encapsulated in standard 17 pins power packages (DPS-17-P). Two different packages referred to as type A and B were used in this study. The essential differences between type A and B are the moulding compound and the die-attachment materials. In the package type A, a polymer die attachment has been used to glue the silicon die to the lead frame. In the package type B, a lower stress moulding compound and solder die attachment has been used.

### B. Experimental Setup

To perform the EM tests, a commercial setup (DESTIN EM system with specified temperature stability of 0.02  $^\circ\text{C}$  and current stability of 250 ppm) has been used. The basic EM test circuit schematic used in this work can be seen in Fig. 1(a) (it is mounted with the EM test structure). A constant current is passed through the metal line and the voltage across the metal line is monitored. The three extrusion monitors are connected via 10-k $\Omega$  resistors. During EM testing, the resistance of the stressed line and the extrusion voltage across on the 10-k $\Omega$  resistor are continuously monitored. By connecting the 10-k $\Omega$  resistor and the extrusion monitors in series, the current through the stressed line remains the same even after the first extrusion is formed. To carry out a pre-stress with the FTC, the experimental technique for the FTC test, which was described in detail in a previous paper [7], was employed. The setup that is used to

TABLE II  
ELECTROMIGRATION TEST CONDITIONS

Name	J[MA/cm <sup>2</sup> ]	T[°C]
E1	2.5	125
E2	2.5	150
E3	1.5	125
E4	1.5	150
E5	2.5	175

generate and measure the temperature swings during the FTC stressing is shown in Fig. 1(b).

### C. Sample Size

For each stress condition a sample size of 16 devices was used. Each set of 16 devices contained dies from all test wafers to compensate for possible wafer-to-wafer or batch-to-batch variations. The sets for both package types were made from different wafers so here the wafer-to-wafer difference is only accounted for when comparing test conditions per package.

## III. RESULTS AND DISCUSSIONS

### A. Electromigration-Induced Extrusion Failure Mode

Conventional EM tests were carried out to examine the EM performance of metal 1. Fresh devices encapsulated with the package type A were tested with condition E1, E2, E3, E4, and E5 as shown in Table II. The samples were stressed more than 1500 hrs. Fig. 2(a) and (b) shows typical plots of the resistance of the stressed line measured as a function of time for EM tests with conditions E2 and E4, respectively. The resistances drop due to an extrusion was observed for condition E2 but not for condition E4. No gradual increase in the resistance was observed for any of the stress conditions in Table II, so this is not a failure criterion for these samples. This is due to the low acceleration of the EM test conditions. Also, alloying of the aluminum with solutes of Cu and Si can play a role. Except for the low stress conditions E3 and E4, we observe that devices fail due to extrusions. As we will explain later a few devices show an open circuit at the end of the stress time.

Typically, the extrusions happen before the open circuit as shown in Fig. 3(a). After the extrusion the stress continued. Sometimes a second extrusion can occur and sometimes an open circuit can be created due to voiding. The open circuit did not always occur because sometimes the current in the stressed line is reduced too much due to the extrusions. In Fig. 3(b), a zoom-in shows more visible simultaneous variations of resistance in a stressed line and voltage in an extrusion monitor. It can be seen that when the first extrusion was formed the resistance of the stressed line did not change. This means that the stressed line can still carry the current, and the test is continued until another extrusion or open circuit is formed. When the second extrusion forms, which can be observed from the measurement of extrusion voltage [see Fig. 3(b)], the resistance of the stressed line drops because a portion of the stressed line is shorted out by the two extrusions. It can be also seen in Fig. 3(b) that before the second extrusion there is a slight increase of the resistance of the stressed line as well as the extrusion voltage due to the larger extrusions. With a long stress time, the resistance of the




Fig. 2. Resistance evolution of metal lines stressed with condition. (a) E2, extrusion failures are observed. (b) E4, no failure is observed.

stressed line could drop steeply [see Fig. 3(b)]. As demonstrated in Fig. 1, the extrusion monitor pads were connected together during the EM testing for the extrusion monitor. To distinguish between a sideways extrusion (the extrusion of stressed line to sideways tracks) and interlayer extrusion (the extrusion of the stressed line to metal 2), separated sequential extrusion monitors of the sideways and the interlayer extrusions were carried out on the failed devices. Only in very few cases the sideways extrusions were observed, implying that the interlayer extrusion (the extrusion between metal 1 and metal 2) is the main failure mechanism in these samples. This is due to the difference in dimensions, the tracks are separated by 3.5  $\mu\text{m}$  and the thickness of the ILD is 0.9  $\mu\text{m}$ .

In order to confirm these observations, the devices with extrusion short circuit and void-open circuit failure identified by the electrical measurement were selected for failure analysis. The structure used in this work has a very thick metal 2 layer covering over the stressed line and the extrusions are normally very small. Therefore, locating the extrusion is a very difficult task. Several techniques to locate the extrusion such as liquid crystal hot spot detection and optical beam induced resistance change (OBIRCH) have been tried but without success so far, the later technique seems to be promising but more studies are needed. To overcome this problem, a focused ion beam (FIB) was used




Fig. 3. Monitor results of metal line resistance and extrusion voltage. (a) Typical extrusion and resistance measurement of a sample for the whole electromigration period. (b) Zoom-in of the first extrusion to show in detail the extrusion and resistance measurement.

to make cross-sections in search of extrusions and opens on the stressed line. To do so, very long cross-sections were made parallel with the stressed line, which is a time consuming and costly task. After making several cross-sections, we finally observed a typical extrusion and void as respectively shown in Fig. 4(a) and (b). Please note that the extrusion as shown in Fig. 4(a) did not show clearly the extrusion short circuit between metal 1 and metal 2, which is very difficult to obtain by making cross-sections because the extrusions are very small. Despite the fact that Fig. 4(a) shows the metal only extruded through the ILD halfway to metal 2, it does clearly show how the extrusion has been formed.

To analyze the EM lifetime in this work, the extrusions short-circuit as mentioned above is used as the failure criterion to estimate the time to failure. This means that a device was considered to have failed when a significant extrusion voltage (larger than 0.1 V) had appeared on the extrusion monitor. Note that the time to failure is determined by the time to form the first extrusion. In fact, a competition takes place between many locations (micro-cracks or defects in the ILD) where metal can extrude and cause the short circuit fail. This resembles a weakest link mode. Therefore, the times to failure distributions of the EM tests with conditions, E1, E2, and E5 (see Table II) were plotted




Fig. 4. FIB cross-section showing (a) the extrusion-short and (b) void-open circuit.

in a Weibull graph, shown in Fig. 5. It can be seen that the distributions are relatively well behaved with comparable slopes. This would imply that the same failure mechanism has occurred for the three test conditions. Fig. 6 shows the resulting mean time to failure (MTF) as a function of reciprocal temperature. The temperature rise due to the Joule heating of about 10 °C was added to the stage temperature to more accurately represent the stressed line temperature during testing. The activation energy for this failure mode is extracted to be 0.67 eV. This value is in good accordance with the value of 0.7 eV obtained from the original EM process qualification. Here different test structures were used with a relative resistance increase as failure criteria. An activation energy of  $\sim 0.7$  eV is typical for electromigration-induced failures and is consistent with Al-alloy grain boundary diffusion. The similarity in activation energy for resistance increase and extrusion-short failure modes implies that the fundamental mechanism does not change in EM-induced extrusion short circuit. The EM-induced extrusion failures as well as the EM-induced resistance increase are driven by the transport of mass induced by the stressing current. However, the actual failure is caused by the accumulation and depletion of mass at certain places that is affected by the microstructure of the metal line. The movement of Al atoms in the direction of the electron current causes mechanical stresses to build up in the metal line due to atomic flux divergence at grain boundaries, at the anode and the at cathode. Tensile and compressive stresses are




Fig. 5. Failure probability plots for electromigration with  $J = 2.5 \text{ MA/cm}^2$  and  $T = 175 \text{ }^\circ\text{C}$ ,  $150 \text{ }^\circ\text{C}$  and  $125 \text{ }^\circ\text{C}$ .




Fig. 6. Arrhenius plot of short circuit failure for three temperatures at  $J = 2.5 \text{ MA/cm}^2$ .

generated in regions of mass depletion and of mass accumulation respectively. When the compressive forces generated in the lines cannot be relieved, they will build up to a point where the dielectric cracks and metal extrudes through the opening. It can be argued that the EM-induced extrusion failure can be assisted by local increase in temperature and the presence of initial voids. Because local heating can cause a micro-crack in the ILD due to the different thermal expansion of the layers where the metal easily pumps through the ILD by the EM stress, and an initial void can cause the current density to increase in the vicinity around itself because of the reduction of cross-section area of the conductor.

Recently, Suo [8] has proposed a no-cracking condition for small objects, using fracture mechanics as an energy criterion that can be used for the EM case as follows:

$$\beta P_{\max} \sqrt{W} < K_c \quad (1)$$

where  $P_{\max}$  is maximum hydrostatic pressure in the metal line,  $\beta$  is a dimensionless geometric parameter,  $W$  is a characteristic dimension of the interconnect cross-section, chosen to be the linewidth.  $K_c$  is the fracture resistance of the layer overlaying the metal line.

Suo has predicted that if the stress build-up at the anode about 1.5 GPa, the no-cracking condition will no longer be satisfied, resulting in the cracking of the  $\text{SiO}_2$  passivation. Chiras




Fig. 7. Simulation structures with different microstructures: bamboo (top) and near bamboo (bottom).

and Clarke have presented an extensive study of applying the Suo model for the metal line with  $\text{Si}_3\text{N}_4$  passivation [9]. They have reported that the stress induced by electromigration is only about 1 GPa. The thermal stress due to the thermal expansion mismatch between aluminum and  $\text{Si}_3\text{N}_4$  at the EM test temperature must be included into the no-cracking condition. The difference in prediction of maximum compressive stress (Suo: 1.5 GPa and Chiras: 1 GPa) to induce the cracking of the passivation is caused by the fact that they have used different passivation materials ( $\text{SiO}_2$  and  $\text{Si}_3\text{N}_4$ ), and the fracture toughness of  $\text{SiO}_2$  which is almost twice as that of  $\text{Si}_3\text{N}_4$  [10]. Suo and Chiras have measured the stress at the anode and taken that as the maximum stress in the line to verify the no-cracking condition.

However, we have carried out failure analysis on many failed devices and did not find any extrusions or cracking of the ILD at the area near anode, but extrusions were found in the stressed line quite far away from anode. The explanation is the presence of reservoir areas at the ends of the line so that metal diffusion is not stopped at the line end. This implies that the extrusions that were observed are not due to the accumulation of materials at the anode but at a position in the line far away from the anode. Depending on the microstructure of the metal line, the compressive stress can build up at different levels to be large enough to crack the ILD layer.

To verify this issue, we have used a two-dimensional (2-D) EM simulator to study the mechanical stress evolution in time of the stressed line with stressed condition E2 ( $J = 2.5 \text{ MA/cm}^2$  and  $T = 150 \text{ }^\circ\text{C}$ ) for different microstructures in the metal line. Details about this simulator can be found elsewhere [11]. We have compared two simulation structures with different microstructures, which are bamboo and near-bamboo (triple point) grain boundaries in the metal line as shown in Fig. 7. The activation energies for aluminum diffusion in bulk  $E_a^{\text{bulk}} = 1.4 \text{ eV}$  and at grain boundaries  $E_a^{\text{gb}} = 0.6 \text{ eV}$  were, respectively, higher and lower than experimentally obtained activation energy ( $E_a^{\text{exp}} = 0.7 \text{ eV}$ ). Apparently the activation energy found from the experiment depends on a combination of grain boundary as well as bulk diffusion and possibly even surface diffusion. The aim of these simulations is not a quantitative comparison, but they are used to explain the failure mechanism. Results of mechanical stress distributions of the metal lines stressed with condition, E2 for 500 hrs are shown in Fig. 8(a) and (b) for the bamboo and near-bamboo microstructures of Fig. 7, respectively. As expected, the maximum stress in the near-bamboo line is significantly larger. It can be seen that the stress builds up very fast at the triple point. Hence, these triple points are the weakest point, i.e., the point where the cracking of the ILD and the subsequent extruding of metal can cause a short circuit between




Fig. 8. Simulation of stress build-up in metal lines after 500 hrs of EM stress ( $J = 2.5 \text{ MA/cm}^2$  and  $T = 150^\circ\text{C}$ ). (a) For the bamboo grain boundary. (b) For the near bamboo grain boundary (see Fig. 7).

metal 1 and metal 2. The maximum of compressive stress at the triple point is 1 GPa.

As mentioned above, the thermal stress at the EM test temperature needs to be added to the no-cracking condition. This is a compressive stress in the metal line because Al has a larger thermal expansion coefficient than both the dielectric and the substrate. As seen in published data [12], [13], the thermal stress depends on the aspect ratio of the line, the geometry of the interconnect structure, the mechanical properties of the dielectric and the temperature. Its magnitude can be more than 100 MPa. To estimate the thermal stress of our sample at the temperature of EM test, a semiconductor process simulator (SILVACO) has been used to simulate the processing of the test structure and thermal stress at different temperatures [14]. First the simulation test structure was built up following the experimental process steps, and the result of simulation is shown in Fig. 9(a). Its geometry is quite comparable with a cross-section of the test structure that will be shown in the next section (Fig. 13). Then, the thermal stress build-up due to the thermal mismatch among the layers was simulated for an increase in temperature from

room temperature ( $23^\circ\text{C}$ ) to the EM test temperature ( $150^\circ\text{C}$ ). It should be mentioned that the thermal stress of the package (due to the thermal mismatch between package substrate and silicon die) was not included in this simulation. Fig. 9(b) shows the thermal stress build up in the ILD ( $\text{Si}_3\text{N}_4$ ) and metal 1 (M1) at the position near the left edge of the metal line. The maximum compressive stress in the metal line is about 225 MPa, and this stress can be larger when the thermal stress of package is included. Therefore, the thermal stress cannot be neglected in the no-cracking condition. To verify the no-cracking condition for our case, the representative values  $\beta = 0.3$ ,  $K_C = 0.5 \text{ MPa} \cdot \mu\text{m}^{1/2}$ , and  $W = 3.5 \mu\text{m}$  were taken [9]. Substituting these values into (1) yields that there will be no cracking of the passivation layer if  $P_{\text{max}}$  is lower than 0.9 GPa. This value is much lower than the total stress of 1.2 GPa, induced by the 500-hrs EM stress (1 GPa) and the thermal stress at the EM test temperature (0.2 GPa), so cracking of the  $\text{Si}_3\text{N}_4$  layer will take place.

If the metal line were assumed to fail due to the increase of the resistance only, it might pass the reliability qualifications. It is clear the cracking of the ILD followed by extruding metal during EM stress should be included in the reliability analysis. The extrusion failure mode can be affected by different factors, such as the initial void density in the metal line, thermal stress, packaging-process-induced stresses, plastic deformation characteristics of the Al (determined by the microstructure and the impurity concentration in the Al film), properties of the ILD material (fracture resistance), etc. Thermal stresses are inherently present in power ICs, so for these processes analysis of extrusion failures should be included. In the next section, we will discuss the impact of fast temperature swings on the EM lifetime tested by fast temperature cycling induced by the on-chip micro-chuck.

### B. Influence of Fast Thermal Cycling

In power ICs, the FTC and the EM stresses always occur simultaneously. The dominant failure can be due to either FTC or EM or a combination of the two mechanisms, depending on the operating conditions. In this work, we study the interaction of the two stresses by applying sequentially FTC and EM stresses. The failure mechanism induced by FTC stress, without an EM stress current, has been found to be a short circuit due to the cracking of the ILD [7] and the dominant failure induced by EM tests in this study is also a short circuit but due to an extrusion. Therefore, one expects that the FTC stress affects the EM lifetime.

The devices were first subjected to FTC stress as preconditioning and subsequently to an EM test with test condition E2 ( $J = 2.5 \text{ MA/cm}^2$ ,  $T = 150^\circ\text{C}$ ). The selected FTC stress conditions assure that none of the samples in the test population would fail due to the FTC preconditioning.

Table III summarizes the FTC stress conditions. Virgin devices were also subjected to the same EM test for comparison. Only the extrusion failure mode was monitored. Devices with package type B were subjected to pre-stressing with all the conditions shown in Table III. For comparison, package type A received only a subset of these. The frequency of 10 Hz and duty




Fig. 9. Thermal stress due to thermal expansion mismatch due to an increase from room temperature to the EM test temperature of 150 °C.

TABLE III  
FTC STRESS CONDITIONS

Name	t[hrs]	T[°C]	T <sub>min</sub> [°C]
Fresh	-	-	-
F1	16	160	46
F1'	16	160	65
F2	32	160	46
F3	4	200	46
F4	8	200	46




Fig. 10. Temperature cycling profile in case of temperature range of 200 °C. Only one cycle is shown.

cycle of 10% was used for all the FTC conditions as shown in Fig. 10. The amplitude was chosen such to obtain a temperature cycle profile with  $\Delta T = 200$  °C and  $T_{\min} = 46$  °C.

Fig. 11 shows the reduction of the EM lifetime as a function of the pre-stress time (length of FTC pre-stressing) for two pre-stress conditions with a different temperature swing. The larger EM-lifetime reduction is observed with a longer FTC pre-stress time as well as with a larger temperature swing. As reported previously [7], an FTC stress with a large  $\Delta T$  can result in an early failure due to the cracking of the ILD. To avoid failure of a part of the test population as a result of the FTC-pre-stressing,




Fig. 11. The reduction in the EM lifetime as a function of the pre-stress time for two FTC temperature swings. EM test conditions:  $J = 2.5$  MA/cm<sup>2</sup>,  $T = 150$  °C.

the press-stress conditions should be carefully chosen. FTC pre-stressing with low  $\Delta T$  and long time is recommended.

Mechanical stress and strain from the plastic package can cause parametric shifts and physical damage to passivation and metallization layers. Edward *et al.* have extensively studied the generation of mechanical stress from plastic packages in detail [15]. They have shown that the moulding compounds as well as die attach materials play an important role in the generation of the mechanical stress. The moulding compounds and die attach materials can cause a compressive stress and a stress gradient on the silicon die, respectively. These stresses can cause cracks in passivation layers or be transferred to the metal layers. A significant amount of experimental data has been collected in this area [15]–[17]. The effect of mechanical stresses on the EM lifetime already reported in literature [18].

Fig. 12 shows the EM results with condition E2 on virgin devices encapsulated in packages type A and type B. The MTF and slope ( $\beta$ ) were extracted (see Table IV). It can be seen that the MTF of the package type B is larger than that of the package type A. The slope is only slightly different so that the failure mechanism is supposed to be the same. Considering the sample size and the sample selection procedure (see Section II), we cannot




Fig. 12. Failure probability plots for electromigration tests at  $J = 2.5 \text{ MA/cm}^2$  and  $T = 150 \text{ }^\circ\text{C}$  for packages type A and B.




Fig. 13. FIB cross-section of test structures. (a) Fresh device showing no void on the metal line. (b) The metal line after a few hours of fast thermal cycling stress showing voids.

TABLE IV  
EM RESULTS WITH FTC AS PRE-STRESS

FTC	EM	Package B		Package A	
Pre-stress	Test	MTF [hours]	$\beta$	MTF [hours]	$\beta$
Fresh	E2	554	1.6	388	1.8
F1	E2	473	2.3	326	1.9
F1'	E2	428	1.5	275	1.5
F2	E2	315	2.2	*	*
F3	E2	475	1.5	*	*
F4	E2	405	1.2	*	*

\* Experiments were not necessary for the comparison of the two package types

conclude whether the difference in MTF should be attributed to the package properties or is a result of wafer-to-wafer variations. However, in view of the possible differences per package as mentioned above, it is clear that the effect of the FTC on the EM lifetime should be characterized using one type of plastic package.

The results of the EM tests with FTC pre-stressing are summarized in Table IV. The EM lifetime is significantly reduced when an FTC pre-stress is applied for both package types. Apparently, FTC damages the stressed line by inducing voids and/or degrades the ILD by inducing micro-cracks or outgrowth of existing cracks. Voids in the metal line result in a local high current density that enhances the EM. Cracks result in a decrease of the fracture resistance of the ILD, shortening the time for the stress induced by the EM to exceed its fracture resistance. Consequently, the EM lifetime is reduced. Note that, like other temperature treatments FTC will also affect other metallization properties such as Cu dissolution, diffusion and precipitation and Al crystal defect annealing. Therefore, the EM lifetime could also be enhanced after the preconditioning. We did not observe any increases of the EM lifetime in our experiments. Apparently the currently employed annealing in the fabrication process already result in maximum EM strength.

Like the conventional thermal cycling stress, FTC can also induce voids in the metal line as shown in Fig. 13(b). The voids were observed on the cross-section of the metal line after a few hours with FTC stress. The cross-section of the virgin metal line shows no voids [see Fig. 13(a)]. The introduction of voids by the thermal cycling has been extensively studied in literature [19],




Fig. 14. Reduction in the EM lifetime as function of the  $T_{\min}$  of the FTC.

[20]. They showed that the voids nucleation rate depends on the thermal cycling condition such as temperature range, number of cycles, and cycling frequency. This can imply that the reduction of the EM lifetime strongly depends on the FTC conditions. We have already shown the dependence of EM-lifetime reduction on the pre-stress time and the temperature swing in Fig. 11. An additional experiment was performed keeping the temperature swing constant at  $\Delta T = 160 \text{ }^\circ\text{C}$  but changing the value of the minimum and maximum temperature. Fig. 14 compares the EM lifetimes of devices pre-stressed with conditions F1 ( $T_{\min} = 46 \text{ }^\circ\text{C}$ ,  $t = 16 \text{ hrs}$ ) and F1' ( $T_{\min} = 65 \text{ }^\circ\text{C}$ ,  $t = 16 \text{ hrs}$ ). From Fig. 14 it is clear that the reduction in the EM lifetime depends on the  $T_{\min}$  and  $T_{\max}$ . An increase in  $T_{\min}$  results in an increased reduction in the EM lifetime. This was observed for both package types. As discussed above, the FTC can accelerate the EM by inducing: 1) stress voiding in the metal line and 2) cracks (micro-cracks) in the ILD.

Our previous reliability tests with the FTC only, showed that the FTC stress with the same  $\Delta T$  and higher  $T_{\min}$  result in a longer FTC lifetime [7]. In this case the failure mechanism is the cracking of the ILD. This indicates that fewer or smaller cracks (or micro-cracks) are induced during an FTC stress with a higher  $T_{\min}$ . Fig. 14 shows enhanced EM when applying an FTC pre-



stress at higher  $T_{\min}$ . When  $T_{\min}$  increases the average temperature increases. This may result in an increased void density, resulting in an enhanced EM. Apparently, the stress-voiding manner is dominant in the acceleration of the EM, probably because the  $\Delta T$  is too small to cause the crack or micro-crack in the ILD.

#### IV. CONCLUSION

This work has demonstrated a potential failure mode in multi-level interconnects where a combination of fast thermal cycling and electromigration can result in early failures due to extrusion induced short circuits. This problem can be especially severe for power ICs. An EM-lifetime reduction as a result of fast thermal cycling pre-stress has been shown. The reduction in the electromigration lifetime increases for larger temperature swings as well as for increased minimum temperature.

Two-dimensional EM simulations in combination with a no-cracking condition analysis predict that the extrusions mostly happen away from the anode. This is confirmed by the results of failure analysis.

#### ACKNOWLEDGMENT

The authors would like to thank Prof. J. Schmitz for helpful discussions.

#### REFERENCES

- [1] J. R. Lloyd, "Electromigration in integrated circuit conductors," *J. Phys. D: Appl. Phys.*, vol. 32, p. R109, 1999.
- [2] J. M. Towner, "Electromigration induced short circuit failure in VLSI metallizations," in *Proc. Int. Reliability Physics Symp. (IRPS)*, 1985, p. 179.
- [3] S. J. Martin, J. P. Godschalx, M. E. Mills, E. O. Shaffer, and P. H. Townsend, "Development of a low dielectric constant polymer for the fabrication of integrated circuit interconnect," *Adv. Mater.*, no. 23, p. 1769, 2000.
- [4] F. Chen, B. Li, T. D. Sullivan, C. L. Gonzalez, C. D. Muzzy, H. K. Lee, and M. D. Levy, "Influence of underlying interlayer dielectric films on extrusion formation in aluminum interconnects," *J. Vac. Sci. Technol. B*, vol. 18, no. 6, p. 2826, 2000.
- [5] S. H. Lee and D. Kwon, "The analysis of thermal stress effect on electromigration failure time in Al alloy thin-film interconnects," *Thin Solid Films*, vol. 341, p. 136, 1999.
- [6] T. Kwok, K. K. Cahn, H. Chan, and J. Simko, "Thermal stress-induced and electromigration induced void-open failure in Al and Al-Cu lines," *J. Vac. Sci. Technol. A*, vol. 9, no. 4, p. 2523, 1991.
- [7] H. V. Nguyen, C. Salm, J. Vroemen, J. Voets, B. Krabbenborg, J. Bisschop, A. J. Mouthaan, and F. G. Kuper, "Fast thermal cycling and electromigration induced thin film cracking in multilevel interconnection," *Microelectron. Reliabil.*, vol. 42, no. 9-11, p. 1415, 2002.
- [8] Z. Suo, "Stable state of interconnects under temperature change and electric current," *Acta Mater.*, vol. 46, no. 11, p. 3725, 1998.
- [9] S. Chiras and D. R. Clark, "Dielectric cracking produced by electromigration in microelectronic interconnects," *J. Appl. Phys.*, vol. 88, no. 11, p. 6302.
- [10] Q. Ma, J. Xie, S. Chao, S. El-Mansy, R. Mcfadden, and H. Fujimoto, "Channel cracking technique for toughness measurement of brittle dielectric thin films on silicon substrates," in *Mater. Res. Soc. Symp. Proc.*, vol. 516, 1998, p. 331.
- [11] V. Petrescu and A. J. Mouthaan, "Two dimensional simulation of mechanical stress evolution and electromigration in confined aluminum interconnects," in *Proc. 4th Int. Workshop on Stress Induced Phenomena in Metallization*, 1997, p. 329.
- [12] F. Chen, B. Li, T. D. Sullivan, C. L. Gonzalez, C. D. Muzzy, H. K. Lee, and M. D. Levy, "Influence of underlying interlevel dielectric films on extrusion formation in aluminum interconnects," *J. Vac. Sci. Technol. B*, vol. 18, no. 6, p. 2826, 2000.
- [13] Y. L. Shen, "Thermal stress in multilevel interconnects: aluminum lines at different levels," *J. Mater. Res.*, vol. 12, no. 9, p. 2219, 1997.
- [14] *Athena User's Manual: 2D Process Simulation Software*, Silvaco Int., Santa Clara, CA, 1995.
- [15] D. R. Edwards, K. G. Heinen, S. K. Groothuis, and J. E. Martinez, "Shear stress evaluation of plastic packages," *IEEE Tran. Compon. Hybrids Manufact. Technol.*, vol. CHMT-12, no. 4, p. 618, 1987.
- [16] A. A. O. Tay, S. H. Ong, and Y. K. Lim, "The effect of some geometric and packaging process parameters on die metallization failure," in *Proc. Int. Symp. Phys. Failure Analysis (IPFA)*, 1995, p. 21.
- [17] R. J. Usell and S. A. Smiley, "Experimental and mathematical determination of mechanical strain within plastic IC packages and their effect on devices during environmental tests," in *Proc. Int. Reliability Physics Symp. (IRPS)*, 1981, p. 65.
- [18] C. T. Rosenmayer, F. R. Brotzen, J. W. McPherson, and C. F. Dunn, "Effect of stresses on electromigration," in *Proc. Int. Reliability Physics Symp. (IRPS)*, 1991, p. 52.
- [19] J. Koike, S. Utsunomiya, Y. Shimoyama, K. Maruyama, and H. Oikawa, "Thermal cycling fatigue and deformation mechanism in aluminum alloy thin films on silicon," *J. Mater.*, vol. 13, no. 11, p. 3256, 1998.
- [20] M. A. Korhonen, W. R. LaFontaine, P. Borgesen, and C.-Y. Che-Yu Li, "Stress-induced nucleation of voids in narrow aluminum-based metallization on silicon substrate," *J. Appl. Phys.*, vol. 70, no. 11, p. 6774, 1991.



**Nguyen Van Hieu** received the M.Sc. degree in microelectronics from the International Training Institute for Material Science (ITIMS), Hanoi, Vietnam, in 1997, doing his master's work on the characterization and modeling of MOSFETs. He is currently pursuing the Ph.D. degree at the University of Twente, The Netherlands, where he is working on reliability of multilevel interconnects for power ICs.

From 1997 to 1999, he was a Research Assistant at the ITIMS, where his main research subjects were on spin-on-glass (SOG) materials for VLSI applications and modeling of MOSFETs. From 1999 to 2000, he was a Research Fellow at the University of Twente, working on the technology of a-Si:H thin film transistors (TFT) for use in active matrix liquid crystal display (AMLCD).



**Cora Salm (M'???)** received the M.Sc. degree in applied physics and the Ph.D. degree in electrical engineering from the University of Twente, Enschede, The Netherlands, in 1993 and 1997, respectively. Her Ph.D. dissertation dealt with the materials and electrical properties of polycrystalline silicon.

In 1998, she joined the Semiconductor Components group of the MESA+ Research Institute of the University of Twente as an Assistant Professor with specialization in device reliability. Her research interests include dielectric reliability and failure

physics.



**B. H. Krabbenborg** was born in Lichtenvoorde, The Netherlands, in 1966. He received the M.Sc. and Ph.D. degrees from the University of Twente, Enschede, The Netherlands, in 1990 and 1994, respectively. His research dealt with 3-D electrothermal modeling of power transistors.

In 1995, he joined Philips Semiconductors, Nijmegen, The Netherlands. From 1995 to 1999, he was a Reliability Engineer working on power ICs. Since 1996, he has been a Senior Designer in the development department for audio ICs. His research interests include circuit design, power transistor design, electrothermal modeling, and reliability.



**J. Bisschop** received the M.S. degree in physics in 1978 and the Ph.D. degree in electrical engineering in 1983. He worked on oxide reliability at the University of Groningen, The Netherlands.

In 1986, he joined Philips Research, where he worked on device physics and reliability of solid-state image sensors. In 1995, he joined Philips Semiconductors, Nijmegen, The Netherlands, where he is responsible for coordination of reliability activities. His current focus is on wafer level reliability and thermomechanical stresses due to package-die

interaction.



**A. J. Ton Mouthaan** received the M.Sc. degree in electrical engineering from the University of Twente, Enschede, The Netherlands, in 1976. He lectured at the University of Zambia until 1982, and received the Ph.D. degree from the University of Twente in 1986 on the use of deep ion implantation for 3-D semiconductor structures.

After a short time again in Zambia, he became an Associate Professor at the University of Twente in the field of modeling and simulation of semiconductor devices. In 1998, he became a full Professor and Director of Education and Chairman of the Department of Electrical Engineering.

His current research interests are reliability and breakdown mechanisms.



**Fred G. Kuper (M'??)** received the M.Sc. degree in applied physics from the University of Twente, Enschede, The Netherlands, in 1983. In 1987, he received the Ph.D. degree from the University of Groningen, The Netherlands, for his work on stacking faults in silicon.

In 1987, he joined Philips Electronics, working on ESD and front- and backend wafer level reliability. From 1995 to 2002, he headed the reliability group in an 8-inch sub-half-micron CMOS/Flash wafer fab. In 2002, he became Quality Assurance and Reliability

Manager of the automotive business line of Philips Semiconductors. Since 1998, he has also been a Professor of IC reliability at the MESA+ Research Institute of the University of Twente.

Dr. Kuper serves or has served on the Technical Program Committees of IRPS, EOS/ESD Symposium, IEDM, ESREF, and INFOS. He received the IRPS 1996 Outstanding Paper Award for his paper on the relation between yield and reliability.