# Piezoelectric Strain Modulation in FETs

Tom van Hemert, Student Member, IEEE, and Raymond J. E. Hueting, Senior Member, IEEE

*Abstract*—We report on a feature for the transistor, a piezoelectric layer to modulate the strain in the channel. The strain is proportional to the gate-source voltage, and thus increases as the device is turned on. As a result, the device has the leakage current of a relaxed device and the lower threshold voltage of a strained device. Our results, obtained by combining electrical and mechanical simulations, demonstrate that strain modulation can result in a 9 mV/decade smaller subthreshold swing for a FinFET.

Index Terms—CMOS, FinFET, piezoelectric effect, power, strain, subthreshold swing.

## I. INTRODUCTION

**P**OWER consumption of electronic circuits is becoming a major issue, for example, both the battery life of portable devices, and the cost of providing cooling, are relevant considerations [1]. A part of the power consumption originates from transistor off-state leakage. This can be reduced using transistors with a smaller subthreshold swing (SS) [1]. Currently, many device concepts aiming at a smaller SS are investigated. Examples are: 1) the impact ionization FET [2] where the current is formed by avalanche of charge carriers; 2) the band-to-band tunneling (B2BT) FET [3]–[5] where the current originates from a strongly field dependent B2BT process; 3) the suspended gate transistor [6], in which the gate is physically close to the Si in on-state, however, further away in off-state; and 4) the incorporation of ferroelectric materials as a gate dielectric [7], [8], which employs the negative capacitance effect.

For more than a decade, strain has been applied in devices to boost the carrier mobility [9]–[12]. This enhancement is attributed to the offset of the energy bands because of strain. The offset also narrows the bandgap, which in turn increases the subthreshold current [12]. Therefore, it may be favorable to relax the semiconductor in the off-state, resulting in a low off-current, and to strain the semiconductor in the on-state, to obtain a lower threshold voltage Therefore, we propose modulation of the strain with the gate-source voltage ( $V_{GS}$ ).

Common techniques to induce strain, such as the use of materials with a built-in stress or lattice mismatch, result

Manuscript received March 8, 2013; revised July 3, 2013; accepted July 22, 2013. Date of publication August 15, 2013; date of current version September 18, 2013. This work was supported in part by NanoNextNL, a micro and nanotechnology programme of the Dutch Ministry of Economic Affairs, Agriculture and Innovation and 130 partners, the Dutch Technology Foundation STW, the Applied Science Division of NOW, and the Technology Program of the Ministry of Economic Affairs. The review of this paper was arranged by Editor R. Huang.

The authors are with the Mesa Institute for Nanotechnology, University of Twente, Enschede 7500 AE, The Netherlands (e-mail: t.vanhemert@utwente.nl; r.j.e.hueting@utwente.nl).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TED.2013.2274817

in a constant strain. They cannot modulate the strain with  $V_{\text{GS}}$ , however, with a piezoelectric (PE) layer, this becomes possible. In [13], a complete substrate was strain modulated with a PE layer. We proposed [14] to attach the PE layer to an individual transistor and bias the PE layer with the  $V_{\text{GS}}$  of that transistor. Related to our paper is the PE switch [15], where the strain dependent resistivity of a low-stiffness material is modulated using a PE layer.

A straightforward method to induce strain modulation is to replace the dielectric in a bulk transistor with a PE layer. Unfortunately, for every volt across the PE, the resultant conduction band (CB) deformation is much smaller than 1 eV. Hence, the resultant SS cannot drop below 60 mV/decade.

Here, we use an alternative solution. To induce strain, in a FinFET, by compressing it with a  $V_{GS}$ -biased PE layer. This paper extends our previous work by providing a theoretical framework for the modeling, design, and optimization, and as a result, more effective strain modulation.

## **II. SUBTHRESHOLD CURRENT**

To investigate the relation between strain and subthreshold current, we recall the analytical model of [16], and show the influence of strain on the subthreshold current. The complete model is quite extensive, however, we point out the relevant strain-dependent terms. The model is based on a solution to the Poisson equation with the parameter  $\beta$ , to be evaluated for the potential V at both the drain  $\beta(d)$  and source  $\beta(s)$  sides as follows:

$$\frac{q \left(V_{\rm GS} - \Delta \phi - V\right)}{2k_{\rm B}T} - \ln \left[\frac{2}{w_{\rm S}} \sqrt{\frac{2\kappa_{\rm s}\epsilon_0 k_{\rm B}T}{q^2 n_{\rm i}}}\right]$$
$$= \ln \beta - \ln[\cos \beta] + \frac{2\kappa_{\rm s} t_{\rm ox}}{\kappa_{\rm ox} w_{\rm S}} \beta \tan \beta \quad (1)$$

where q is the elementary charge,  $\Delta \phi$  is the gate metal semiconductor work function difference,  $k_{\rm B}$  is the Boltzmann constant, T the temperature,  $\kappa_{\rm ox}$  and  $\kappa_{\rm s}$  are the dielectric and semiconductor dielectric constants,  $\epsilon_0$  is the vacuum permittivity,  $n_{\rm i}$  is the intrinsic carrier density,  $w_{\rm S}$  is the fin width, and  $t_{\rm ox}$  is the gate dielectric thickness. For a narrow FinFET, the channel quantum well in the low-field subthreshold condition results in a constant offset of the band edges, which has no effect on the SS and therefore is not considered. For a given  $V_{\rm GS}$ , the parameters  $\beta(d)$  and  $\beta(s)$  can be evaluated, from which the drain current can be calculated as follows:

$$I_{\rm DS} = \mu \frac{t_{\rm S}}{L} \frac{4\kappa_{\rm s}\epsilon_0}{\omega_{\rm S}} \left(\frac{2k_{\rm B}T}{q}\right)^2 \\ \times \left[\beta \tan\beta - \frac{\beta^2}{2} \frac{\kappa_{\rm s}t_{\rm ox}}{\omega_{\rm S}\kappa_{\rm ox}} \beta^2 \tan^2\beta\right]_{\beta(d)}^{\beta(s)}.$$
 (2)

A few percent strain can increase the mobility  $\mu$  by a factor three [17]–[19], while at the same time, the subthreshold

current may increase by a factor 100 [12] because of changes in both the bandgap  $E_{\rm G}$  and electron affinity  $\chi_{\rm S}$ . Therefore, while investigating the strain effect on the SS, we focus on the band deformation solely. The deformation is present in the model in (1) via the work function difference  $\Delta \phi$  and intrinsic carrier density  $n_{\rm i}$ :

$$\Delta \phi = \phi_{\rm m} - \chi_{\rm S} - \frac{E_{\rm G}}{2}$$
$$n_{\rm i} = \sqrt{N_{\rm C} N_{\rm V} \exp\left(\frac{-E_{\rm G}}{u_{\rm t}}\right)} \tag{3}$$

where  $\phi_m$  is the metal workfunction,  $N_C$  and  $N_V$  are the CB, respectively, VB densities of states, and  $u_t$  is the thermal voltage.

Strain, indicated by  $\varepsilon$ , is the relative deformation of a material. The deformation can be along the crystal axes, or a shear type. The latter can be neglected in this paper because the forces are applied in directions along the crystal axes. In general, strain is uni or biaxial, meaning that the material is compressed along one axis and elongated along another. In the case of Si, the energy bands become nondegenerate, the valleys split up into three different band minima. These minima are located in the  $\Delta$  valleys. The offset of the valleys can be calculated with the band deformation model as follows [20]:

$$\Delta E_{C,k} = \Xi_{d}(\varepsilon_{xx} + \varepsilon_{yy} + \varepsilon_{zz}) + \Xi_{u}\varepsilon_{kk},$$
  

$$\Delta E_{V,k} = -a(\varepsilon_{xx} + \varepsilon_{yy} + \varepsilon_{zz})$$
  

$$\pm \sqrt{\frac{b^{2}}{2} \left( (\varepsilon_{xx} - \varepsilon_{yy})^{2} + (\varepsilon_{yy} - \varepsilon_{zz})^{2} + (\varepsilon_{xx} - \varepsilon_{zz})^{2} \right)}$$
(4)

where  $\Xi_d$ ,  $\Xi_u$ , *a*, and *b* are the deformation potentials, given in Table II. The  $\pm$  sign separates the heavy and light hole bands. In subthreshold, the number of carriers is relatively low, and therefore there is enough place for all carriers at the lowest energy level available. Thus, the effective bandgap is given by  $E_G = E_{G0} + \min(\Delta E_C) - \max(\Delta E_V)$ , and the electron affinity by  $\chi_S = \chi_{S0} - \min(\Delta E_C)$ , where  $E_{G0}$  and  $\chi_{S0}$  are the relaxed bandgap and electron affinity.

From (1), it can be observed that a decrease of  $\Delta \phi$  has the same effect on the current as an increase of  $V_{\text{GS}}$ . This can be achieved by a higher  $\chi_{\text{S}}$  in (3), which in turn can be realized with a strong compressive (negative) strain in (4). In a transistor where the negative strain increases together with  $V_{\text{GS}}$ , these two effects would sum up, resulting in an extra increase of the current.

To illustrate the effect of strain on the subthreshold current, we modeled the current in a *n*-type Si FinFET with a  $V_{GS}$ dependent strain along the *z*-axis ( $\varepsilon_{zz}$ ), the strain along the other axes, ( $\varepsilon_{xx}$  and  $\varepsilon_{yy}$ ), are negative and proportional to  $\varepsilon_{zz}$ according to the Poisson ratio. The modeling results are shown in Fig. 1. Negative strain results in an exponential increase, whereas a positive strain results in a very small increase of the subthreshold current. When the strain is, however,  $V_{GS}$  dependent, a significant change can be observed. When the transistor turns on, the strain increases, lowering  $\Delta E_C$ , resulting in an additional increase of the current with  $V_{GS}$ .



Fig. 1. Modeled transfer characteristics of a FinFET for various conditions of strain  $\varepsilon_{zz}$ . Blue lines: various static negative strain levels, showing an increase of the subthreshold current with increasing negative strain. Red line: static positive strain results in a very small increase of the current because of the negative strain along the other axes. Black line:  $V_{GS}$ -dependent negative strain, resulting in a steeper SS.



Fig. 2. Four basic configurations to induce strain into a semiconductor using a PE layer. The electric field is shown as E in this figure. The highlighted boundaries of configurations A and C are stiff, hence the displacement perpendicular to the boundary is zero.

### **III. ONE-DIMENSIONAL STRAIN MODULATION**

The previous section showed that in Si, a negative strain is required to effectively modulate the subthreshold current. We propose to induce the stress with a PE material, in these materials, dipoles are present along one of the crystal axes. If the material is subjected to a force, these dipoles displace, and become electrically charged, this is the PE effect. The opposite also holds, when subject to an electric field, the material displaces, which is called the converse PE effect [21].

It has been shown [13] that a PE material can be used to strain a substrate through the converse PE effect and thus modulate the current of transistors on the substrate. To increase the SS of a complete IC, the strain of each transistor has to become a function of its own  $V_{GS}$ . To do this effectively a geometry that can induce a large negative strain into the semiconductor layer is required.

In Fig. 2, various geometries are proposed. Two of them use symmetric boundaries on the sides, labeled S in this figure. The material at the boundary can move only along the boundary plane, which lead to a compression of the semiconductor when the PE expands. The relationship between stress and strain is governed by the PE constitutive equation [21]:

$$T = -eE + c\varepsilon \tag{5}$$

where T is the stress, e is the PE charge constant, E is the electric field, c is the stiffness, and  $\varepsilon$  is the strain. If the PE

TABLE I MAXIMUM OBTAINABLE STRAIN FOR  $V_{DD} = 1$  V and Corresponding Optimized Dimensions, Si and AIN

I		$\varepsilon_{\rm XX}$	$\varepsilon_{\rm ZZ}$	$w_{\rm S}$	$w_{\pi}$	$t_{\rm S}$	$t_{\pi}$	
		[%	[nm]					
	Α	0.05		5	103		10	
	В		0.07	5	21		10	
	С		-0.17			0.2	10	
	D	-0.025				1	10	

layer is free to move, the resultant stress is zero, meaning that all the applied electric forces result in strain. When an additional layer is connected to the PE layer, stress will build up and the resultant strain will depend on the properties and dimensions of both layers.

A 1-D model for the strain can be found in our earlier work [14]. The model assumes both layers to behave like either a series or a parallel connection of springs. The stiffness is taken from the elasticity matrix, the dimensions of the springs are equal to the dimensions of the layers.

In configuration C, the thickness of the semiconductor can be adjusted to tune the resultant strain. A 1-D model for such a device including gate dielectric and gate metal layers is given in (6b). When both the gate metal  $(w_g)$  and dielectric thickness  $(w_{ox})$  are set to zero, the result becomes equivalent to configuration C. As long as  $w_s/c_s \ll w_\pi/c_\pi$ , a close to maximum strain is found, hence we use use  $w_s/c_s =$  $0.1w_\pi/c_\pi$ .

Each of the four configurations has such a scalable dimension, and for each of them, we tailored the dimensions such that maximum strain is obtained. We compare the different configurations with AlN and Si as materials only and assume that the results are qualitatively comparable with other possible material combinations. This is justified by the fact that the material parameter values, as shown in Table II, are in the same order. The results are shown in Table I. Configuration C is most effective in inducing a large negative strain in the semiconductor.

Two things are required to obtain a large CB deformation. First, a PE layer that is able to exert a large force on the semiconductor, which can be evaluated from (5). Second, a semiconductor with a large band deformation per applied pressure.

To calculate the resultant band deformation per applied pressure, we assume that the resultant strain is uniaxial. This is justified by the high aspect ratio and resultant uniaxial strain of the structures proposed in this paper, as shown in Fig. 5. Furthermore, the shear strain is set to zero.

The CB offset for Si is calculated for the  $\Delta$  valleys as in (4), likewise the Ge offset is calculated for the *L* valleys [22], which, in our case, results in  $\Delta E_C = (\Xi_u + \Xi_d)(\varepsilon_{xx} + \varepsilon_{yy} + \varepsilon_{zz})$ . In the hetero (III–V) materials the CB minimum is given by the  $\Gamma$  valley, of which the offset is given by  $\Delta E_C = a_c(\varepsilon_{xx} + \varepsilon_{yy} + \varepsilon_{zz})$  [23], where the deformation potential  $a_c$  is negative, and hence the III–V materials require positive strain instead to increase the subthreshold current. The VB offset for all semiconductor materials is calculated from (4), the material parameters are shown in Table II.



Fig. 3. Horizontal axis shows the maximum pressure in a PE material, calculated from the PE parameters and the maximum field. On the vertical axis, the band-band edge shift per unit of pressure for various semiconductors is shown. Contour lines: the maximum obtainable band deformation using structure C. Dots: the location of various material combinations on the contour plot. Note that the Si and Ge data points coincide on the right.

#### TABLE II

MATERIAL PROPERTIES OF THE MATERIALS USED IN THIS PAPER.

e and c Are the PE Charge and Stiffness Constants.

 $E_{\rm cr}$  is the Maximum Electric Field at Which the PE Still Shows Proper Behavior

	$c_{11}$	$c_{12}$	<i>c</i> <sub>13</sub>	<i>c</i> <sub>33</sub>	$e_{33}$	$e_{31}$	$E_{\rm cr}$
		[GPa]			$[C/m^2]$		[MV/m]
AlN [24]	345	125	120	395	1.6	-0.5	200
BTO [21]	150	66	66	146	18	-4.4	110 [25]
PMN-PT [26]	115	103	102	103	20	-3.9	10 [27]
PZT [28]	127	80	85	117	23	-6.6	100 [29]
	$c_{11}$	$c_{12}$	$\Xi_u  \Xi_d$		а		b
	[GPa]				[eV]		
Si [30]	166	64	10.5	1.1	- 2	2.1	-2.33
Ge [30]	129	48	16.8	-4.43	2	2.0	-2.16
	$\begin{array}{cc} c_{11} & c_{12} \\ [GPa] \end{array}$		$a_c$		a [eV]		b
GaAs [22]	113	57	-7.17	7 [23]	1.16	5 [23]	-2.79
GaSb [22]	88	40	-6.85	5 [23]	79	[23]	-1.6
InAs [22]	83	45	-5.08	8 [23]	1.00	) [23]	-1.72
InSb [22]	69	38	-6.17	7 [23]	0.36	5 [23]	-2.3
InP [22]	101	56	-5.04	4 [23]	1.27	7 [23]	-1.6
	<i>c</i> <sub>11</sub>		С	12			
SiO2 [31]	57		11.4				
HfO2	220	[32]	66	[33]			
TiN [34]	64	10	1	60			

In Fig. 3 these two performance parameters are compared for structure C, and contour lines are drawn showing the maximum CB and VB deformation for given material parameters. Note that the pressure in the PE is positive, resulting in a negative pressure in the semiconductor. For effective strain modulation in an *n*-type transistor a large CB deformation is required, and likewise in a *p*-type transistor, a large VB deformation is beneficial.

Fig. 3 shows that strain modulation is most effective in an *n*-type Ge transistor. As a PE material, we choose PZT because it is able to exert a large force.

#### **IV. THREE-DIMENSIONAL STRAIN MODULATION**

In the previous section, we have shown that the CB can be modulated well with a PE layer. Here, these results are extended to a 3-D FinFET of Fig. 4. The bias on the PE layer is  $V_{\text{GS}}$ . The orientation of the layer should be such that it expands along the z-axis and compresses the semiconductor.



Fig. 4. (a) Proposed strain modulated FinFET, with gate, oxide, and source layers. The current flow is along the one-axis. The extension of the PE along the three-axis compresses the semiconductor. (b) FEM simulation result for the Ge FinFET with PZT PE for strain modulation at  $V_{\text{GS}} = 1$  V showing three-axis strain  $\varepsilon_{\text{ZZ}}$  on the yz-plane.

The structure can be made repetitively, therefore the displacement at the xy oriented source metal surfaces has to be zero, resulting in a symmetry boundary condition.

In the previous section, PZT was chosen however, this material is also ferroelectric (FE) [35]. This means that if the electric field changes sign, the polarization changes accordingly, resulting in negative PE constants. When the electric field changes sign again, the polarization follows accordingly. Therefore, we conclude that if the sign of the electric field is constant, then an FE can be approximated as a PE material.

Two layers of PE material are shown in Fig. 4. Subjected to the same  $V_{GS}$  bias, both have a different sign in the electric field. One of the layers has a negative electric field, therefore, also the dipole orientation will be negative, resulting in an equal eE product [35], and hence the same strain value.

With a 3-D FEM simulator [36], we simulated the PE effect, Fig. 4 shows the compression of the semiconductor by the PE layers. Compression is negative strain; this reduces the bandgap, which exponentially increases the subthreshold current.

We now continue with the derivation of a 1-D model to estimate and understand the parameter and geometry dependence of the strain. The strain in a material is governed by (5), where for non PE materials e = 0. Because of repetitive structure, the displacement at the boundaries is zero. Therefore, the sum of the material displacements has to be zero, this boundary condition is implemented in (6a). Substituting (5) for the strain term, and considering that the force has to be equal everywhere we find (6b):

$$w_{\rm S}\varepsilon_{\rm s} + w_{\rm ox}\varepsilon_{\rm ox} + w_{\rm g}\varepsilon_{\rm g} + w_{\pi}\varepsilon_{\pi} = 0 \tag{6a}$$

$$T = \frac{eV}{c_{\pi}} \left( \frac{w_{\rm S}}{c_s} + \frac{w_{\rm ox}}{c_{ox}} + \frac{w_g}{c_g} + \frac{w_{\pi}}{c_{\pi}} \right)^{-1}.$$
 (6b)

From the pressure T and (5), the strain for various layers can be calculated. For the sake of convenience, the source connection to the PE is of the same material as the gate metal and has an equal thickness. A smaller width of the layers relative to the PE layer contributes to an increase in the strain. We use a 1.5-nm-thick HfO2 layer as an insulator, and a 3-nmthick TiN as a gate metal because both have relatively high



Fig. 5. Modeled (lines) strain  $\varepsilon_s$  and simulated (symbols) average strain  $\varepsilon_{zz}$  as a function of  $w_S$  and  $w_{ox}$ , clearly showing an increase for smaller fin width and oxide thickness.  $\varepsilon_{xx}$  and  $\varepsilon_{yy}$  in our model were obtained using the Poisson ratio.

stiffness. All the material parameters are shown in Table II. To verify the simple 1-D model, in Fig. 5 we compare the model with results obtained from FEM simulation.

The model is in good agreement, however, underestimates the strain for a very thin dielectric and fin width. The difference is acceptable as the model is 1-D, and the simulations are 3-D and considers all the different boundary conditions, dimensions, and substrate layers. For large fin width, the righthand term of (6b) goes to zero, and so does the strain  $\varepsilon_{zz}$ . On the other hand, for a small fin width, the term  $w_S/c_s$  becomes zero and the strain is limited by the other layers. A close to maximum strain can be found at a realistic 5-nm fin width. The graph also shows that the x- and y-axes strain is positive, and becomes small for very narrow fins.

# V. RESULTS

In most of the semiconductor device simulators, the strain is assumed to be a constant, which is not the case with strain modulation. Therefore, special care was taken to change both  $V_{GS}$  and strain for every bias step. The results of the FEM simulator are used as an input for the device simulator [37]. This approach is not self-consistent, which is not required because the electric field is given by  $V_{\rm GS}/t_{\pi}$ . Fig. 6 shows simulated transfer characteristics as well as the result of the analytical current model of Section II for the Ge strain modulated FinFET. For comparison, equal devices with constant strain are also shown. The strain modulation clearly results in the off-current of a device without strain, and lower threshold voltage of a device with strain. From the graphs, the SS is found to be 59 mV/decade for the devices with constant strain, which is the thermal limit for diffusion current. With strain modulation, the SS, however, reduces to 50 mV/decade. Therefore, strain modulation may lead to novel steep subthreshold slope devices.

## VI. CONSIDERATIONS

In this paper, the thickness of the PE is chosen to be equal to the fin height. Simulations [15] showed the possibility of increasing the applied stress by increasing the area of the PE layer.

This paper showed the strain dependence of the FinFET, however, any device with a significant current dependence on the strain is a candidate for strain modulation. For example,



Fig. 6. Simulated and modeled transfer characteristics of a FinFET (Fig. 4) with strain modulation and with constant strain. Clearly, strain modulation results in a steeper subthreshold slope.

the B2BT FET has a strong strain dependence [14] and may be of interest for strain modulation.

In this paper, the focus was on the strain effect on the subthreshold current. However, for devices also the ON-current, and hence the strain-dependent mobility, needs to be considered. The strain is strongly compressive and orthogonal to the transport direction. In the Si FinFET, this results in an enhanced carrier mobility [30], [38]. In Ge, this has a positive effect on the mobility of holes, however, reduces the mobility of electrons slightly [30].

An other issue of concern is reliability, in PZT, this is ofted adressed as fatigue, which is the reduced polarization of the PE layer after about  $10^9$  switches [39]; however, our device does not switch the polarization, and hence may endure much longer. Furthermore, the presence of lead in the PZT layer, which may diffuse into the semiconductor, and the continuous change of the strain-inducing delamination could become reliability issues.

The speed at which the strain can build up, which we estimate with the acoustic velocity  $v_a = \sqrt{c_{33}/\rho}$  [40], where  $\rho$  is the mass density [21], sets a limit to the maximum operating speed of a strain modulated transistor. The distance from the edge of the PE layer to the middle of the fin is about 17 nm. Most of this is in the PZT layer, which also has a relatively low acoustic velocity of 2.8 nm/ps. Hence, the limit to the operating speed is in the range of 5 ps.

The goal of a steep subthreshold device is power reduction in ICs. With strain modulation, we are able to reduce the leakage current. This will result in smaller static power. The added PE capacitance will, however, increase the dynamic power. Therefore, one can only benefit from strain modulation if the static power of an IC is significantly larger then the dynamic power.

Altogether strain modulation requires an input capacitance, which increases the dynamic power consumption, additionally the use of PE layer adds limits to both the switching speed and lifetime of a circuit. As a result, strain modulation may find applications in low-power circuits.

# VII. CONCLUSION

By combining a compact model for a FinFET and a band deformation model, we showed that with a negative strain, we are able to increase the subthreshold current significantly. If the negative strain is  $V_{GS}$  dependent, than this can result in

a smaller SS. To induce this strain, we propose to use a PE layer biased with  $V_{GS}$ , and oriented such that it compresses the transistor with increasing bias. With FEM simulation, we derived the resultant strain. Both simulation results, and a 1-D analytical model, showed that very thin layers are favorable to obtain large strain values. By combining 3-D FEM and 2-D device simulations, transfer characteristics of the proposed device were obtained. These showed that with the PE, the lower off-current of a relaxed transistor can be combined with the lower threshold voltage of a strained transistor. In our example, this results in a 50 mV/decade SS. This is below the theoretical limit of 60 mV/decade for normal transistors suggesting that strain modulation can open a new road to steep subthreshold slope devices.

#### REFERENCES

- A. Chandrakasan and R. Brodersen, "Minimizing power consumption in digital CMOS circuits," *Proc. IEEE*, vol. 83, no. 4, pp. 498–523, Apr. 1995.
- [2] K. Gopalakrishnan, P. B. Griffin, and J. D. Plummer, "I-MOS: A novel semiconductor device with a subthreshold slope lower than kT/q," in *Proc. IEEE IEDM*, Dec. 2002, pp. 289–292.
- [3] S. Banerjee, W. Richardson, J. Coleman, and A. Chatterjee, "A new three-terminal tunnel device," *IEEE Electron Device Lett.*, vol. 8, no. 8, pp. 347–349, Aug. 1987.
- [4] A. C. Seabaugh and Q. Zhang, "Low-voltage tunnel transistors for beyond CMOS logic," *Proc. IEEE*, vol. 98, no. 12, pp. 2095–2110, Dec. 2010.
- [5] A. M. Ionescu and H. Riel, "Tunnel field-effect transistors as energyefficient electronic switches," *Nature*, vol. 479, pp. 329–337, Nov. 2011.
- [6] N. Abelé, R. Fritschi, K. Boucart, F. Casset, P. Ancey, and A. M. Ionescu, "Suspended-gate MOSFET: Bringing new MEMS functionality into solid-state MOS transistor," in *IEEE IEDM Tech. Dig.*, Dec. 2005, pp. 479–481.
- [7] S. Salahuddin and S. Datta, "Can the subthreshold swing in a classical FET be lowered below 60 mV/decade?" in *Proc. IEEE IEDM*, Dec. 2008, pp. 1–4.
- [8] A. Rusu, G. A. Salvatore, D. Jimenez, and A. M. Ionescu, "Metalferroelectric-meta-oxide-semiconductor field effect transistor with sub-60 mV/decade subthreshold swing and internal voltage amplification," in *Proc. IEEE IEDM*, Dec. 2010, pp. 16.3.1–16.3.4.
- [9] S. Takagi, T. Iisawa, T. Tezuka, T. Numata, S. Nakaharai, N. Hirashita, Y. Moriyama, K. Usuda, E. Toyoda, S. Dissanayake, M. Shichijo, R. Nakane, S. Sugahara, M. Takenaka, and N. Sugiyama, "Carriertransport-enhanced channel CMOS for improved power consumption and performance," *IEEE Trans. Electron Devices*, vol. 55, no. 1, pp. 21–39, Jan. 2008.
- [10] J. L. Hoyt, H. M. Nayfeh, S. Eguchi, I. Aberg, G. Xia, T. Drake, E. A. Fitzgerald, and D. A. Antoniadis, "Strained silicon MOSFET technology," in *Proc. IEDM*, Dec. 2002, pp. 23–26.
- [11] S. E. Thompson, G. Sun, Y. S. Choi, and T. Nishida, "Uniaxialprocess-induced strained-Si: Extending the CMOS roadmap," *IEEE Trans. Electron Devices*, vol. 53, no. 5, pp. 1010–1020, May 2006.
- [12] K. Rim, S. Koester, M. Hargrove, J. Chu, P. M. Mooney, J. Ott, T. Kanarsky, P. Ronsheim, M. Ieong, A. Grill, and H.-S. P. Wong, "Strained Si NMOSFETs for high performance CMOS technology," in *Symp. VLSI Technol., Tech. Dig.*, Jun. 2001, pp. 59–60.
- [13] M. Shayegan, K. Karrai, Y. P. Shkolnikov, K. Vakili, E. P. D. Poortere, and S. Manus, "Low-temperature, in situ tunable, uniaxial stress measurements in semiconductors using a piezoelectric actuator," *Appl. Phys. Lett.*, vol. 83, no. 25, pp. 5235–5237, 2003.
- [14] T. van Hemert and R. J. E. Hueting, "Active strain modulation in field effect devices," in *Proc. 42nd Eur. Solid-State Device Res. Conf.*, Sep. 2012, pp. 125–128.
- [15] D. Newns, B. Elmegreen, X. H. Liu, and G. Martyna, "A low-voltage high-speed electronic switch based on piezoelectric transduction," *J. Appl. Phys.*, vol. 111, no. 8, p. 084509, 2012.
- [16] Y. Taur, X. Liang, W. Wang, and H. Lub, "A continuous, analytic draincurrent model for DG MOSFETs," *IEEE Electron Device Lett.*, vol. 25, no. 2, pp. 107–109, Feb. 2004.

- [17] C. K. Maiti, L. K. Bera, and S. Chattopadhyay, "Strained-Si heterostructure field effect transistors," *Semicond. Sci. Technol.*, vol. 13, no. 11, p. 1225, 1998.
- [18] P. Chidambaram, C. Bowen, S. Chakravarthi, C. Machala, and R. Wise, "Fundamentals of silicon material properties for successful exploitation of strain engineering in modern CMOS manufacturing," *IEEE Trans. Electron Devices*, vol. 53, no. 5, pp. 944–964, May 2006.
- [19] Y.-J. Yang, W. S. Ho, C.-F. Huang, S. T. Chang, and C. W. Liu, "Electron mobility enhancement in strained-germanium n-channel metal-oxidesemiconductor field-effect transistors," *Appl. Phys. Lett.*, vol. 91, no. 10, p. 102103, 2007.
- [20] G. L. Bir and G. E. Pikus, Symmetry and Strain-Induced Effects in Semiconductors. New York, NY, USA: Wiley, 1974.
- [21] B. A. Auld, Acoustic Fields and Waves in Solids. New York, NY, USA: Wiley, 1973.
- [22] J. Kim and M. V. Fischetti, "Electronic band structure calculations for biaxially strained Si, Ge, and III-V semiconductors," *Appl. Phys. Lett.*, vol. 108, no. 1, pp. 013710-1–013710-15, Jul. 2010.
- [23] C. G. Van de Walle, "Band lineups and deformation potentials in the model-solid theory," *Phys. Rev. B*, vol. 39, pp. 1871–1883, Jan. 1989.
- [24] K. Tsubouchi, K. Sugai, and N. Mikoshiba, "AlN material constants evaluation and SAW properties on AlN/Al<sub>2</sub>O<sub>3</sub> and AlN/Si," in *Proc. IEEE Int. Ultrason. Symp.*, Oct. 1981, pp. 375–380.
- [25] I. H. Pratt and S. Firestone, "Fabrication of RF-sputtered barium titanate thin films," J. Vac. Sci. Technol., vol. 8, no. 1, pp. 256–260, 1971.
- [26] R. Zhang, B. Jiang, and W. Cao, "Elastic, piezoelectric, and dielectric properties of multidomain 0.67Pb(Mg<sub>1/3</sub>Nb<sub>2/3</sub>)O<sub>3</sub>-0.33PbTiO<sub>3</sub> single crystals," *J. Appl. Phys.*, vol. 90, no. 7, pp. 3471–3475, 2001.
- [27] S.-E. Park and T. R. Shrout, "Ultrahigh strain and piezoelectric behavior in relaxor based ferroelectric single crystals," *J. Appl. Phys.*, vol. 82, no. 4, pp. 1804–1811, 1997.
- [28] M. A. Matin, D. Akai, N. Kawazu, M. Hanebuchi, K. Sawada, and M. Ishida, "FE modeling of stress and deflection of PZT actuated micromirror: Effect of crystal anisotropy," *Comput. Mater. Sci.*, vol. 48, no. 2, pp. 349–359, 2010.
- [29] Q. Zou, H. E. Ruda, and B. G. Yacobi, "Improved dielectric properties of lead zirconate titanate thin films deposited on metal foils with LaNiO<sub>3</sub> buffer layers," *Appl. Phys. Lett.*, vol. 78, no. 9, pp. 1282–1284, 2001.
- [30] M. V. Fischetti and S. E. Laux, "Band structure, deformation potentials, and carrier mobility in strained Si, Ge, and SiGe alloys," *J. Appl. Phys.*, vol. 80, no. 4, pp. 2234–2252, Aug. 1996.
- [31] H.-C. Tsai and W. Fang, "Determining the Poisson's ratio of thin film materials using resonant method," *Sens. Actuators A, Phys.*, vol. 103, no. 3, pp. 377–383, Feb. 2003.
- [32] K. Tapily, J. E. Jakes, D. S. Stone, P. Shrestha, D. Gua, H. Baumgarta, and A. A. Elmustafa, "Nanoindentation investigation of HfO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub> films grown by atomic layer deposition," *J. Electrochem. Soc.*, vol. 155, no. 7, pp. 31–34, May 2008.

- [33] R. G. Munro, *Elastic Moduli Data for Polycrystalline Oxide Ceramics*. Gaithersburg, MD, USA: National Institute of Standards and Technology, 2002.
- [34] A. J. Perry, "A contribution to the study of Poisson's ratios and elastic constants of TiN, ZrN and HfN," *Thin Solid Films*, vols. 193–194, pp. 463–471, 1990.
- [35] M. Nguyen, "Ferroelectric and piezoelectric properties of epitaxial PZT films and devices on silicon," Ph.D. dissertation, Faculty Sci. Technol., Univ. Twente, Enschede, The Netherlands, Jun. 2010.
- [36] Comsol MultiPhysics, 4th ed., COMSOL, Inc., Palo Alto, CA, USA, 2011.
- [37] Sentaurus Device User Guide, Synopsys, Inc., Mountain View, CA, USA, 2007.
- [38] N. Serra and D. Esseni, "Mobility enhancement in strained *n*-FinFETs: Basic insight and stress engineering," *IEEE Trans. Electron Devices*, vol. 57, no. 2, pp. 482–490, Feb. 2010.
- [39] F. Yang, M. H. Tang, Y. C. Zhou, F. Liu, Y. Ma, X. J. Zheng, J. X. Tang, H. Y. Xu, W. F. Zhao, Z. H. Sun, and J. He, "Fatigue mechanism of the ferroelectric perovskite thin films," *Appl. Phys. Lett.*, vol. 92, no. 2, p. 022908, 2008.
- [40] J. Rosenbaum, Bulk Acoustic Wave Theory and Devices. Norwood, MA, USA: Artech House, 1988.



**Tom van Hemert** (S'10) is currently pursuing the Ph.D. degree with the Semiconductor Components Group, University of Twente, Enschede, The Netherlands.

His current research interests include strain in narrow FinFETs and piezoelectric resonators, as well as a combination of these.



**Raymond J. E. Hueting** (S'94–M'98–SM'06) received the Ph.D. degree in electrical engineering from the Delft University of Technology, Delft, The Netherlands.

He joined the Semiconductor Components Group, University of Twente, Enschede, The Netherlands, in 2005.