



(12) **United States Patent**  
**Nauta et al.**

(10) **Patent No.:** **US 7,606,343 B2**  
(45) **Date of Patent:** **Oct. 20, 2009**

(54) **PHASE-LOCKED-LOOP WITH REDUCED CLOCK JITTER**

(75) Inventors: **Bram Nauta**, Borne (NL); **Remco Cornelis Herman Van De Beek**, Enschede (NL); **Cicero Silveira Vaucher**, Eindhoven (NL)  
(73) Assignee: **NXP B.V.**, Eindhoven (NL)  
(\*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 662 days.

(21) Appl. No.: **10/503,187**  
(22) PCT Filed: **Jan. 20, 2003**  
(86) PCT No.: **PCT/IB03/00130**  
§ 371 (c)(1),  
(2), (4) Date: **Jul. 29, 2004**

(87) PCT Pub. No.: **WO03/065586**  
PCT Pub. Date: **Aug. 7, 2003**

(65) **Prior Publication Data**  
US 2005/0084051 A1 Apr. 21, 2005

(30) **Foreign Application Priority Data**  
Feb. 1, 2002 (EP) ..... 02075424

(51) **Int. Cl.**  
**H03D 3/24** (2006.01)  
**H04B 3/46** (2006.01)  
**H04L 7/00** (2006.01)

(52) **U.S. Cl.** ..... **375/376; 375/226; 375/373; 375/374; 375/371**

(58) **Field of Classification Search** ..... **375/226, 375/373, 376, 374, 371, 362**  
See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

4,244,043	A *	1/1981	Fujita et al.	368/85
5,497,126	A *	3/1996	Kosiec et al.	331/1 A
6,100,767	A *	8/2000	Sumi	331/11
6,104,251	A *	8/2000	Ramey et al.	331/14
6,114,888	A *	9/2000	Walley	327/157
6,151,076	A *	11/2000	Hoffman et al.	348/512
6,154,071	A *	11/2000	Nogawa	327/156
6,236,278	B1 *	5/2001	Olgaard	331/25
6,265,947	B1 *	7/2001	Klemmer et al.	331/17
6,437,616	B1 *	8/2002	Antone et al.	327/158
6,486,741	B2 *	11/2002	Sumi	331/1 A
6,504,415	B1 *	1/2003	Robinson et al.	327/291
6,597,249	B2 *	7/2003	Chien et al.	331/177 R
6,791,379	B1 *	9/2004	Wakayama et al.	327/156
6,901,127	B1 *	5/2005	Margules	375/361
7,068,989	B2 *	6/2006	Yonekura	455/260
7,082,178	B2 *	7/2006	Meltzer	375/376
2001/0026597	A1 *	10/2001	Komiyama	375/316

(Continued)

Primary Examiner—Emmanuel Bayard

(57) **ABSTRACT**

The present invention relates to a phase-locked-loop (PLL) circuit and a method for controlling such a PLL circuit, wherein the frequency of an input reference signal and the frequency of a feedback signal derived from an output oscillation signal are divided by a predetermined rate to thereby reduce the frequency at a phase detection means (1) of the PLL circuit. The dividing step is inhibited in response to a detection of a phase-locked-state of the PLL circuit. Thus, after phase-lock has been achieved, extra reference dividers (6) added to decrease the comparison frequency are removed from the loop to thereby enable increase in the loop bandwidths and decrease in the dividing ratio within the loop.

**9 Claims, 3 Drawing Sheets**

