

Wayne State University

Wayne State University Theses

1-1-2015

The Design And Vlsi Implementation Of Digital Arithmatic Processors - A Case Study Of A Generalized Pipeline Cellular Array

Yudi Xie *Wayne State University,*

Follow this and additional works at: https://digitalcommons.wayne.edu/oa_theses Part of the <u>Computer Engineering Commons</u>

Recommended Citation

Xie, Yudi, "The Design And Vlsi Implementation Of Digital Arithmatic Processors - A Case Study Of A Generalized Pipeline Cellular Array" (2015). *Wayne State University Theses.* 462. https://digitalcommons.wayne.edu/oa_theses/462

This Open Access Thesis is brought to you for free and open access by DigitalCommons@WayneState. It has been accepted for inclusion in Wayne State University Theses by an authorized administrator of DigitalCommons@WayneState.

THE DESIGN AND VLSI IMPLEMENTATION OF DIGITAL ARITHMATIC PROCESSORS -A CASE STUDY OF A GENERALIZED PIPELINE CELLULAR ARRAY

by

YUDI XIE

THESIS

Submitted to the Graduate School

of Wayne State University,

Detroit, Michigan

in partial fulfillment of the requirements

for the degree of

MASTER OF SCIENCE

2015

MAJOR: COMPUTER ENGINEERING

Approved By:

Advisor

Date

© COPYRIGHT BY

YUDI XIE

2015

All Rights Reserved

DEDICATION

To my parents.

ACKNOWLEDGMENTS

The author is thankful to Dr. Harpreet Singh for suggesting the problem and providing expertise which greatly assisted this research. The author is also thankful to committee members Dr. Le Yi Wang and Dr. Nabil Sarhan.

PREFACE

The design and implementation of arithmetic processors is taken up in this thesis. As a case study, a generalized pipeline array is discussed. A generalized pipeline array appeared in IEEE transaction in 1974. The array appeared in a few textbooks on computer arithmetic. From time to time, a number of papers appeared which reflected the modifications of this array. The objective of this thesis is to present the design and VLSI implementation of arithmetic processors. As a case study the design and VLSI implementation of a generalized pipeline cellular array is taken up in this thesis. This array can add, subtract, multiply, divide, square and square root of binary numbers. In this thesis, we suggest a step-by-step procedure by which the design can be sent to MOSIS and to get the fabricated chip back. The array has been extended from 5 rows to 7 rows so that the extended operations can be performed. In particular, a procedure is developed by which the design and the implementation methodologies are suitable for 40 pin and 500 nm technologies. An algorithm has been developed by which one can predict and meet the requirements of constrains like chip area. In order to increase data processing throughput, the extension of pipelining is conducted. It is hoped that the design and implementation done here will go a long way in the development of advanced arithmetic processors.

TABLE OF CONTENTS

DEDICATION	ii
ACKNOWLEDGMENTS	iii
PREFACE	iv
LIST OF TABLES	viii
LIST OF FIGURES	ix
CHAPTER 1 INTRODUCTION	1
Introduction to Arithmetic Processors	2
Current Designs in Arithmetic Units	5
Introduction to VLSI Design	14
Review of Existing Implementation	17
Arrangement of the Thesis	20
Conclusion	21
CHAPTER 2 EXTENSION OF THE PIPELINE ARRAY	22
Introduction	22
Design	23
Implementation	26
Logic Synthesis	27
Place and Route	
Chip Assembly	34
Design Submission	85
Results	

Conclusion	
CHAPTER 3 DESIGN TO MEET TECHNICAL CONSTRAINS	89
Introduction	89
Design	91
Implementation	
Logic Synthesis	103
Place and Route	107
Chip Assembly	111
Design Submission	
Results	164
Conclusion	165
CHAPTER 4 EXTENSION FOR PIPELINING	166
Introduction	166
Design	168
Implementation	173
Logic Synthesis	174
Place and Route	178
Chip Assembly	
Design Submission	233
Results	235
Conclusion	236
CHAPTER 5 SUMMARY AND CONCLUSION	237

Introduction	237
Summary and Conclusion	238
Contribution	240
Problems for Future Work	
APPENDIX A Verilog Code for the 7 Row Extension	
APPENDIX B Verilog Code for the Extension to Meet Design Constrains	250
APPENDIX C Verilog Code for the Extension of Pipelining	257
APPENDIX D Script for Cadence Encounter RTL Compiler (rc.cmd)	
APPENDIX E Script for Cadence Encounter (encounter.cmd)	271
APPENDIX F Multi-Mode Multi-Corner Script (mmmc.tcl)	275
APPENDIX G Synopsys Design Constraints (typical.sdc)	276
REFERENCES	277
ABSTRACT	
AUTOBIOGRAPHICAL STATEMENT	

LIST OF TABLES

Table 1: Comparison between the Array and Other Arithmetic Processors	12
Table 2: Operations of the pipeline array.	18
Table 3. Summary of the 7-row extension	87
Table 4: Summary of resource requirement of pipeline array designs.	91
Table 5: Operations of the new implementation within 40 pins.	97
Table 6. Summary of operations of the extension within constrains	164
Table 7. Summary of pin count of the extension within constrains	164
Table 8: Implementation Summary of the Pipelined Design	235
Table 9: Result of Extended generalized pipeline cellular array	239

LIST OF FIGURES

Figure 1: Intel 8087 microarchitecture.	
Figure 2: DSP chip from Texas Instruments (TI)	4
Figure 3: TI 8847	6
Figure 4: MIPS R3010	8
Figure 5: Weitek 3364	10
Figure 6: Arithmetic cell.	17
Figure 7: Control cell	17
Figure 8: Organization of the pipeline array.	19
Figure 9: Pipeline array with 7 rows	
Figure 10: Place and route result on FPGA.	
Figure 11: rc.cmd	
Figure 12: Synthesis summary generated by RC Compiler.	
Figure 13: encounter.cmd	
Figure 14: mmmc.tcl	
Figure 15: Final view in Encounter	
Figure 16: DRC report generated by Encounter.	
Figure 17: Create New Library with Virtuoso.	35
Figure 18: "New Library" window of Virtuoso	
Figure 19: "Technology File for New Library" window of Virtuoso	
Figure 20: "Technology File for New Library" window of Virtuoso	37
Figure 21: Import netlist with Virtuoso.	

Figure 22: "Verilog In" window of Virtuoso	39
Figure 23: Import DEF with Virtuoso	40
Figure 24: "DEF In" window of Virtuoso	40
Figure 25: "DEF In" successful translation prompt	41
Figure 26: Start DRC from Virtuoso Layout Suite.	41
Figure 27: "DRC" window of Virtuoso	42
Figure 28: Report of successful DRC.	42
Figure 29: Start Extract from Virtuoso Layout Suite	43
Figure 30: "Extractor" window of Virtuoso	44
Figure 31: Report of successful Extract	44
Figure 32: Start LVS from Virtuoso Layout Suite.	45
Figure 33: "Artist LVS" window of Virtuoso	46
Figure 34: "Artist LVS" successful LVS prompt	46
Figure 35: Copy pad frame in Virtuoso.	47
Figure 36: "Copy Cell" window of Virtuoso	48
Figure 37: Initial schematic view of the pad frame.	49
Figure 38: Add input pads in schematic	50
Figure 39: Add output pads in schematic	51
Figure 40: Add input pads in layout	52
Figure 41: Add output pads in layout	53
Figure 42: Add pins to the pad frame in schematic.	55
Figure 43: Add pins to the pad frame schematic (detailed view).	56

Figure 44: "Create Shape Pin" Window of Virtuoso	. 57
Figure 45: Add pins to the pad frame layout (detailed view)	. 58
Figure 46: Start DRC from Virtuoso Layout Suite.	. 59
Figure 47: Report of successful DRC.	. 60
Figure 48: Start Extract from Virtuoso Layout Suite	. 60
Figure 49: Report of successful Extract	. 61
Figure 50: Start LVS from Virtuoso Layout Suite.	. 61
Figure 51: "Artist LVS" window of Virtuoso	. 62
Figure 52: "Artist LVS" successful LVS prompt	. 62
Figure 53: Create symbol view from schematic view	. 63
Figure 54: "CellView from CellView" window of Virtuoso	. 64
Figure 55: Final symbol view of the pad frame	. 64
Figure 56: Create new "Cell View" from Virtuoso Layout Suite	. 65
Figure 57: "New File" window of Virtuoso	. 66
Figure 58: Create the final schematic view	. 67
Figure 59: Routed schematic view	. 68
Figure 60: "Add Pins" window of Virtuoso	. 69
Figure 61: Final schematic view.	. 70
Figure 62: "Startup Option" window of Virtuoso.	. 71
Figure 63: "Startup Option" window of Virtuoso.	. 71
Figure 64: Start "Generate Layout" of Virtuoso	. 72
Figure 65: "Generate Layout" window of Virtuoso	. 73

Figure 66: Component placement in Virtuoso.	74
Figure 67: Connect the "add!" (Pad 57) and "god!" (Pad 7) to the power ring	75
Figure 68: "Automatic Routing" window of Virtuoso	76
Figure 69: Final layout in Virtuoso	77
Figure 70: Report of successful DRC.	78
Figure 71: Report of successful Extract	78
Figure 72: "Artist LVS" successful LVS prompt	79
Figure 73: Start "Stream Out" from Virtuoso Layout Suite	80
Figure 74: "Show Options" in "XStream Out" window of Virtuoso	80
Figure 75: "Load" in "XStream Out" window of Virtuoso	81
Figure 76: Choose file for the "XStream Out"	82
Figure 77: "Translate" in "XStream Out" window of Virtuoso	83
Figure 78: "Stream out translation complete" successful prompt	84
Figure 79: Generating checksum with GNU cksum	86
Figure 80: Number of row vs. pin count	92
Figure 81: Number of row vs. chip area.	92
Figure 82: Overview of the pipeline array implementation within 40 pins	95
Figure 83: Logic diagram (partial) of the implementation within 40 pins	96
Figure 84: Simulation result of the implementation within 40 pins.	98
Figure 85: Synthesis result of FPGA.	100
Figure 86: Place and route result (partial) on FPGA.	101
Figure 87: rc.cmd.	104

Figure 88: Synthesis summary generated by RC Compiler.	105
Figure 89: Synthesis summary generated by RC Compiler.	106
Figure 90: encounter.cmd	108
Figure 91: mmmc.tcl	108
Figure 92: Final view in Encounter	109
Figure 93: DRC report generated by Encounter.	110
Figure 94: Create New Library with Virtuoso.	112
Figure 95: "New Library" window of Virtuoso.	113
Figure 96: "Technology File for New Library" window of Virtuoso	114
Figure 97: "Technology File for New Library" window of Virtuoso	114
Figure 98: Import netlist with Virtuoso.	115
Figure 99: "Verilog In" window of Virtuoso	116
Figure 100: Import DEF with Virtuoso	117
Figure 101: "DEF In" window of Virtuoso	117
Figure 102: "DEF In" successful translation prompt	118
Figure 103: Start DRC from Virtuoso Layout Suite.	118
Figure 104: "DRC" window of Virtuoso	119
Figure 105: Report of successful DRC.	119
Figure 106: Start Extract from Virtuoso Layout Suite	120
Figure 107: "Extractor" window of Virtuoso	121
Figure 108: Report of successful Extract	121
Figure 109: Start LVS from Virtuoso Layout Suite.	122

Figure 110: "Artist LVS" window of Virtuoso 12	3
Figure 111: "Artist LVS" successful LVS prompt 12	.3
Figure 112: Copy pad frame in Virtuoso 12	.4
Figure 113: "Copy Cell" window of Virtuoso 12	:5
Figure 114: Initial schematic view of the pad frame	6
Figure 115: Add input pads in schematic 12	.7
Figure 116: Add output pads in schematic 12	.8
Figure 117: Add input pads in layout 12	9
Figure 118: Add output pads in layout13	0
Figure 119: Add pins to the pad frame in schematic	2
Figure 120: Add pins to the pad frame schematic (detailed view)	3
Figure 121: "Create Shape Pin" Window of Virtuoso 13	4
Figure 122: Add pins to the pad frame layout (detailed view)	5
Figure 123: Start DRC from Virtuoso Layout Suite	6
Figure 124: Report of successful DRC 13	7
Figure 125: Start Extract from Virtuoso Layout Suite	7
Figure 126: Report of successful Extract	8
Figure 127: Start LVS from Virtuoso Layout Suite	8
Figure 128: "Artist LVS" window of Virtuoso 13	9
Figure 129: "Artist LVS" successful LVS prompt 13	9
Figure 130: Create symbol view from schematic view	0
Figure 131: "CellView from CellView" window of Virtuoso	-1

Figure 132: Final symbol view of the pad frame	141
Figure 133: Create new "Cell View" from Virtuoso Layout Suite	142
Figure 134: "New File" window of Virtuoso	143
Figure 135: Create the final schematic view	144
Figure 136: Routed schematic view.	145
Figure 137: "Add Pins" window of Virtuoso	146
Figure 138: Final schematic view.	147
Figure 139: "Startup Option" window of Virtuoso	148
Figure 140: "Startup Option" window of Virtuoso	148
Figure 141: Start "Generate Layout" of Virtuoso	149
Figure 142: "Generate Layout" window of Virtuoso	150
Figure 143: Component placement in Virtuoso.	151
Figure 144: Connect the "add!" (Pad 57) and "god!" (Pad 7) to the power ring	152
Figure 145: "Automatic Routing" window of Virtuoso	153
Figure 146: Final layout in Virtuoso	154
Figure 147: Report of successful DRC.	155
Figure 148: Report of successful Extract	155
Figure 149: "Artist LVS" successful LVS prompt	156
Figure 150: Start "Stream Out" from Virtuoso Layout Suite	157
Figure 151: "Show Options" in "XStream Out" window of Virtuoso	157
Figure 152: "Load" in "XStream Out" window of Virtuoso	158
Figure 153: Choose file for the "XStream Out"	159

Figure 154: "Translate" in "XStream Out" window of Virtuoso	. 160
Figure 155: "Stream out translation complete" successful prompt	. 161
Figure 156: Generating checksum with GNU cksum	. 163
Figure 157: Pipelining technique	. 167
Figure 158: Design extension for pipelining.	. 168
Figure 159: Simulation result of the pipeline-extended design.	. 170
Figure 160: Result of FPGA synthesis	. 171
Figure 161: Result of FPGA static timing analysis of maximum frequency.	. 172
Figure 162: rc.cmd.	. 175
Figure 163: Synthesis summary generated by RC Compiler.	. 176
Figure 164: Synthesis summary generated by RC Compiler.	. 177
Figure 165: encounter.cmd	. 179
Figure 166: mmmc.tcl	. 179
Figure 167: Final view in Encounter	. 180
Figure 168: DRC report generated by Encounter.	. 181
Figure 169: Create New Library with Virtuoso.	. 183
Figure 170: "New Library" window of Virtuoso.	. 184
Figure 171: "Technology File for New Library" window of Virtuoso	. 185
Figure 172: "Technology File for New Library" window of Virtuoso	. 185
Figure 173: Import netlist with Virtuoso.	. 186
Figure 174: "Verilog In" window of Virtuoso	. 187
Figure 175: Import DEF with Virtuoso	. 188

Figure 176: "DEF In" window of Virtuoso	
Figure 177: "DEF In" successful translation prompt	189
Figure 178: Start DRC from Virtuoso Layout Suite.	189
Figure 179: "DRC" window of Virtuoso	190
Figure 180: Report of successful DRC.	190
Figure 181: Start Extract from Virtuoso Layout Suite	191
Figure 182: "Extractor" window of Virtuoso	192
Figure 183: Report of successful Extract	192
Figure 184: Start LVS from Virtuoso Layout Suite.	193
Figure 185: "Artist LVS" window of Virtuoso	194
Figure 186: "Artist LVS" successful LVS prompt	194
Figure 187: Copy pad frame in Virtuoso	195
Figure 188: "Copy Cell" window of Virtuoso	196
Figure 189: Initial schematic view of the pad frame	197
Figure 190: Add input pads in schematic	198
Figure 191: Add output pads in schematic	199
Figure 192: Add input pads in layout	200
Figure 193: Add output pads in layout	201
Figure 194: Add pins to the pad frame in schematic.	203
Figure 195: Add pins to the pad frame schematic (detailed view).	
Figure 196: "Create Shape Pin" Window of Virtuoso	205
Figure 197: Add pins to the pad frame layout (detailed view).	

Figure 198: Start DRC from Virtuoso Layout Suite.	207
Figure 199: Report of successful DRC.	208
Figure 200: Start Extract from Virtuoso Layout Suite	208
Figure 201: Report of successful Extract	209
Figure 202: Start LVS from Virtuoso Layout Suite.	209
Figure 203: "Artist LVS" window of Virtuoso	210
Figure 204: "Artist LVS" successful LVS prompt	210
Figure 205: Create symbol view from schematic view	211
Figure 206: "CellView from CellView" window of Virtuoso	212
Figure 207: Final symbol view of the pad frame	212
Figure 208: Create new "Cell View" from Virtuoso Layout Suite	213
Figure 209: "New File" window of Virtuoso	214
Figure 210: Create the final schematic view	215
Figure 211: Routed schematic view.	216
Figure 212: "Add Pins" window of Virtuoso	217
Figure 213: Final schematic view.	218
Figure 214: "Startup Option" window of Virtuoso	219
Figure 215: "Startup Option" window of Virtuoso.	219
Figure 216: Start "Generate Layout" of Virtuoso	220
Figure 217: "Generate Layout" window of Virtuoso	221
Figure 218: Component placement in Virtuoso.	222
Figure 219: Connect the "add!" (Pad 57) and "god!" (Pad 7) to the power ring	223

Figure 220: "Automatic Routing" window of Virtuoso.	224
Figure 221: Final layout in Virtuoso	225
Figure 222: Report of successful DRC.	226
Figure 223: Report of successful Extract	226
Figure 224: "Artist LVS" successful LVS prompt	227
Figure 225: Start "Stream Out" from Virtuoso Layout Suite	228
Figure 226: "Show Options" in "XStream Out" window of Virtuoso	228
Figure 227: "Load" in "XStream Out" window of Virtuoso	229
Figure 228: Choose file for the "XStream Out"	230
Figure 229: "Translate" in "XStream Out" window of Virtuoso	231
Figure 230: "Stream out translation complete" successful prompt	232
Figure 231: Generating checksum with GNU cksum	234

CHAPTER 1 INTRODUCTION

There has always been interest in the design of new digital systems and processors. Several authors have been proposing from time to time advanced adders, multipliers, etc. as these are basic elements of computation. In order to improve speed and accuracy, different authors have been suggesting algorithms for better computation. A generalized pipeline array first appeared in IEEE Transaction on Computers in 1974 [1]. This array can perform various arithmetic operations such as add, subtract, multiply, divide, square and square root. The array also was introduced in a number of textbooks of pipeline architectures such as [2] [3] [4] and [5]. Agrawal [6] [7] also extended this array in a number of papers. Papers such as [8] also extended this design as binary processors suitable for optical processing. Singh et al [9] presented the VLSI implementation of this array. More recent studies such as [10], [11], [12] and [13] also discuss the designs and applications of arithmetic units in processors. The objective of this thesis is to present the various design considerations and VLSI implementation of this array. In this thesis, we present a step-by-step procedure by which the array can be implemented as a VLSI chip. The thesis gives an approach by which the design can be extended to higher number of bits for various operations. The thesis also gives an algorithm by which the limits of the design such as memory, chip area, input/output pins and acceptable delays are designed. In addition, to increase data processing throughput, the array is extended using pipelining based on the original design, which is discussed in this thesis. The FPGA implementation of the array is discussed and simulation results are included.

Introduction to Arithmetic Processors

The appearance of low-cost computers on integrated circuits has revolutionized modern society. Nowadays people use general-purpose processors in computers are used for their daily computational tasks such as text processing, multimedia streaming, and online communication. In addition, many more microprocessors are now a critical part of embedded systems, providing digital enhancement for a kinds of objects ranging from appliances to automobiles to cellphones and industrial control systems.

The main use of the first microprocessors emerged in the beginning of 1970s were for digital calculators, capable of performing 4-bit arithmetic calculations. Other systems followed soon after used various kinds of microprocessors with very few bits such as 4-bit and 8-bit, in applications such as terminals, printers, and various kinds of automation systems. Figure 1 shows the micro-architecture of a typical example of general-purpose microprocessors. This figure from [44] is reproduced here as a ready reference.

In addition to general-purpose microprocessors, several specialized processing devices include special architecture are proposed with enhanced arithmetic units to support various special-purpose applications for data processing. For example digital signal processors (DSP, as shown in Figure 2 [44]) usually include specialized arithmetic unit for signal processing. Another example is the graphics processing units (GPU), which also include special arithmetic units different from general-purpose microprocessors which are used for single instruction, multiple data (SIMD) applications such as vector processing.



Figure 1: Intel 8087 microarchitecture [44].



Figure 2: DSP chip from Texas Instruments [44]

Current Designs in Arithmetic Units

Arithmetic processors, or arithmetic logic units (ALU) including inside a processor, is a digital circuit that perform various arithmetic. ALUs are the central building blocks of microprocessors, including general-purpose ones and special-purpose ones, where the actual computation is performed.

Before introducing the arithmetic processor called generalized pipeline array, several typical designs of arithmetic processors or arithmetic units are introduced first as case studies. They are TI 8847, MIPS R3010 and Weitek 3364.

The TI 8847 (as shown in Figure 3), is a high-speed, double-precision floating point and integer arithmetic processor from Texas Instruments [14].



Figure 3: TI 8847 [44]

The MIPS R3010 (as shown in Figure 4) is an arithmetic co-processor for the MIPS R3000 series RISC processors. R3000 FPU can perform various arithmetic operations such as conversion with single or double-precision numbers..



Figure 4: MIPS R3010 [44]

The Weitek 3364 (as shown in Figure 5) 64-bit arithmetic unit was designed for high-speed operations in a pipelined environment [45].



Figure 5: Weitek 3364 [44]

The arithmetic processor which is called generalized pipeline cellular array which is described in the thesis and upon which various extensions are made later is introduced here briefly. This arithmetic processor consists an array made up of 2 kinds of cells: control cells and arithmetic cells. Once connected together, it can perform various kinds of arithmetic operations such as add, subtract, multiply, divide, square and square root.

Compared to other commercial products introduced earlier, this design has several advantages. First, it can achieve relative high performance with low cost given the limited design constrains. Second, it's easily expandable, which means the design can be further expanded easily with just attaching more well-defined modules together with existing modules instead of starting over, when a better technology is available. In addition, these well-defined modules share the same level complexity, which means having almost the same delays. In addition, each stage doesn't depend on each other. These features make this design suitable for pipelining. Finally, due to its low complexity, it can easily achieve a fast throughput compared to other designs.

Table 1 shows the comparison between the generalized pipeline cellular array (extended version in this thesis) and the above other 3 arithmetic processors.

				generalized
Technical Parameters	TI 8847	MIPS	Weitek	pipeline
		R3010	3364	cellular array
				(Extended)
Clock cycle time (ns)	30	40	50	70
Size (mil ²)	156,180	114,857	147,600	1255
Transistors	180,000	75,000	165,000	5000
Pins	207	84	168	30
Cycles/add	2	2	2	1
Cycles/multiplication	3	5	2	1
Cycles/divide	11	19	17	1
Cycles/square root	14	-	30	1

Table 1: Compar	rison between the generalized pipeline cellular array and Other
	Arithmetic Processors

The generalized pipeline cellular array is introduced and extended in this thesis. In addition a case study for a VLSI implementation procedure is discussed. This generalized pipeline cellular array provides an alternative way in arithmetic processor design, in an environment of limited resources while achieving high performance and flexibility. These characteristics make it suitable for products in such applications and also suitable for VLSI design education.

Introduction to Digital VLSI Design

The digital design is a basic subject which is taught in almost all engineering schools in the entire world. However, for the last several decades, the methodologies of design are changing. Previously in the textbooks of digital design, procedures were given in the form of dedicated gates such as NAND and NOR. With the advancement of time, the new books [15] and [16] started to introduce designs in hardware description language (HDL) such as Verilog and VHDL. The students can start digital logic designs in register transfer level (RTL) and test them on simulators and FPGA. These books usually include a number of examples written in HDL for basic components such as adders, multiplexers, etc. However, most of them don't cover the procedure for VLSI design. There are books of another type which only stress on the topic of VLSI design, such as [17] and [18]. Although the contents of these books are thorough and comprehensive, they only stress on theory and fail to provide a hands-on procedure for VLSI design. There are also reading materials provided by the software vendors such as [19] and [20] and software build-in "manpage", but these documents are more like manuals to look up than tutorials to follow, and usually assume readers to have prior technical experiences, which cause them too hard for university students to follow. Another kind of available resources for educational VLSI design courses are the documents and tutorials maintained either by online communities, such as [21] or course handouts from other educational institutes such as [22] and [23]. However, they are usually incomplete, inconsistent, outdated, or only applicable to specific environments. To the best the author's knowledge, there is only one book by Erik Brunvand [24] which could be used for the purpose of VLSI design for students, but it has not been updated for many years and many procedures in that book can no longer be applied to the new environment. There are also a number of papers in which the ways of teaching digital design in laboratories are discussed. For example, [25], [26] and [27] provide many discussions on the teaching method for VLSI design in University laboratories. Papers such as [28] and [29] also provide many insights on this topic. But they all fail to provide a complete, up-to-date and easy-to-follow procedure for VLSI digital design, by which the students in the VLSI laboratories can use any digital design in HDL languages such as Verilog and turn it into a chip with commercial software such as Cadence, and then send it for fabrication. In this thesis, a procedure is given, as a case study of one example, which will be helpful for the students to take any design in Verilog HDL language to complete the VLSI design of a chip.

This thesis also provides a step-by-step procedure for the VLSI design to facilitate digital VLSI design education, using the generalized pipeline cellular array, which is a high-performance easily-expandable arithmetic processor.


Review of Existing Implementation of generalized pipeline cellular array

For completeness, a thesis review of the pipeline array is given first [1] [9]. The generalized pipeline cellular array includes of two types of essentially cells: arithmetic cells and control cells. The diagrams of the arithmetic cells and control cells are shown in Figure 6 and Figure 7 respectively.



Figure 6: Arithmetic cell.



Figure 7: Control cell.

Boolean expressions of arithmetic cell are as follows.

$$\mathbf{S} = [\mathbf{A} \bigoplus (\mathbf{B} \bigoplus \mathbf{X}) \bigoplus \mathbf{C}] \cdot \mathbf{F}_i + \mathbf{A} \cdot \mathbf{F}_i' \tag{1}$$

$$C0 = (B \bigoplus X) \cdot (A + C_1) + A \cdot C_1$$
⁽²⁾

$$\mathbf{D} = \mathbf{B} \cdot \mathbf{C} + \mathbf{C} \cdot \mathbf{F}_{i} \tag{3}$$

$$\mathbf{E} = \mathbf{B} + \mathbf{C} \cdot \mathbf{F}_{\mathbf{i}} \tag{4}$$

Boolean expression of control cell is as follows.

$$\mathbf{F}_{\mathbf{i}} = \mathbf{C}_0 \cdot \mathbf{X} + \mathbf{P}_{\mathbf{i}} \cdot \mathbf{X}' \tag{5}$$

After connecting those cells in the way shown in Figure 8, it becomes a system which can perform various arithmetic operations, thus gaining the name "generalized pipeline cellular array". The operations and parameters of this pipeline array is summarized in Table 2. Based on these information, various arithmetic operations can be performed once the pipeline array is built.

Oranation	Input				Output		
Operation	X	P	C	B	A	F	S
Square	0	operand	0100000	0011111	all 0	don't	result
Square	Ŭ	operana	0100000	0011111	un o	care	resure
Square Root	1	1 all 0	0100000	0011111	operan d	result	don't
Square Root	1						care
Multiplication	0	multiplie	multiplican	$\mathbf{B} = \mathbf{C}$	all 0	don't	result
		r	d			care	
Division	1	1 all 0	divisor	$\mathbf{B} = \mathbf{C}$	dividen	result	don't
DIVISION	1				d		care

 Table 2: Operations of the pipeline array.



Figure 8: Organization of the pipeline array.

Arrangement of the Thesis

The organization of this thesis is as follows. Chapter 2 extends the original 5-row design of the pipeline array to a 7-row design to illustrate the way of extending the pipeline array. Chapter 3 discusses the design constrains met in the process of the VLSI implementation of the pipeline array, and an algorithm which can be incorporated in the design process to meet the design constrains. Chapter 4 discusses the extension of pipelining in order to increase the pipeline array's throughput. Chapter 5 summarizes and concludes this thesis.

Conclusion

This chapter introduces the concept of arithmetic processors, and then several current commercial designs. It introduces the generalized pipeline cellular array and comparisons are made against other arithmetic processors. This chapter introduces the concept of VLSI procedure. A brief review of the existing design of the generalized pipeline cellular array is discussed. The review of arithmetic processors and a generalized cellular array will help in the better design of advanced arithmetic processors and their VLSI implementation.

CHAPTER 2 EXTENSION OF THE PIPELINE ARRAY

Introduction

The original design of pipeline array only contains 5 rows of pipeline stages, which limits the number of input or output pins. This fact limits the accuracy of the pipeline array. Due to the advancement of VLSI technology, it's possible to put more resources on a single chip. Hence higher speed and accuracy can be achieved by extending the pipeline array.

The design and implementation of digital systems is taken up in this thesis. As a case study, the extension of the number of rows of the original generalized pipeline array is discussed. The generalized pipeline cellular array is extended such that it provides an alternative way in arithmetic processor design, in an environment of limited resources while achieving high performance and flexibility. These characteristics make it also suitable for being used as a case study in digital VLSI design education.

Design

Based on the original design of 5 rows as shown in Figure 9, more rows can be added to increase the number of bits upon which can be computed, to achieve higher speed and accuracy. For example, the pipeline array is extended to 7 rows as shown in Figure 10, as additional cells are added in the shaded area.

Once the additional cells are added and connected together, the original design of pipeline array is extended. Notice that the design here only serves as an illustration of the way of extending the pipeline array. In theory, any number of rows can be added to the pipeline array as long as the design can meet the area and timing budget.

The behavior Verilog code for this design is listed in the Appendix.







Figure 10: Place and route result on FPGA.

Implementation

In this section, a step-by-step procedure for VLSI digital design is given, for the 7-row implementation of the pipeline array.

There are many fabrication technologies available nowadays, from various fabrication facilities such as GlobalFoundries and TSMC, in technologies such as 14 nm, 28 nm, 40 nm, 65 nm, 0.13 µm and 0.18 µm and so on [30]. Since we use the MOSIS Educational Program (MEP) for free fabrication service, which limits us to use the ON Semi 0.50 µm CMOS (C5N) technology [30], C5N is used in this procedure. However, the general procedure is the same for other technologies. There are many computer aided design (CAD) software available for VLSI design, such as Cadence and Synopsys. This procedure uses Cadence Encounter Digital Implementation Systems 14.00, Cadence Virtuoso Design Environment 6.15 along with NCSU CDK 1.6.0 [21], UofU Technology Library and UofU Standard Cell Library [24].

This procedure consists of 3 parts, each of which represents one major step for the VLSI design. They are logic synthesis, place and route and chip assembly respectively, which are introduced for the rest of this section. In the end, the procedure for MOSIS submission is given.

Logic Synthesis

In digital logic design, logic synthesis is a procedure by which a behavior-level HDL code describing the function of a circuit, is turned into a gate-level netlist which describes the implementation of a design in terms of logic gates, typically using a computer program called a synthesis tool.

In this subsection, a procedure for synthesis is given. For the concision of this procedure, the exact meanings of commands are not further explained. These commands are covered by the official manuals [31]. There are other alternative RTL synthesizers available as well, such as Design Compiler by Synopsys. If tools other than what's described here are used, it's advised to refer to their respective manuals. The detailed procedure and codes used are included in [32].

- 1) Tools: Cadence Encounter RTL Compiler
- 2) Prerequisites before This Step:

Behavior Verilog Code (e.g. "simple.v")

Tcl Script for RC Compiler ("rc.cmd", given in Appendix)

NCSU CDK Library ("ncsu-cdk-1.7.0.beta/")

UofU Technology Library ("UofU_TechLib_ami06/")

UofU Standard Cell Library ("UofU_Digital_v1_2/")

3) Destination Files Generated After This Step:

Netlist Verilog Code ("nl.v")

4) Steps:

a) Modify rc.cmd based on the requirement (as shown in Figure 11).

Line 3: Change UofU standard cell library path to where it's installed.

Line 7: Change "gpca40p.v" to the file name of Verilog code (e.g. "simple.v").

Line 8: Change "gpca40p" to the top-level entity name (e.g. "simple").

1	<pre>set attribute hdl_search_path {./}</pre>
2	<pre>set attribute lib search path {./}</pre>
3	<pre>set_attribute library [list /opt/cds/lib/UofU_Digital_v1_2/UofU_Digital_v1_2.lib]</pre>
4	set_attribute information_level 6
5	set_attribute ungroup true
6	<pre>set_attribute write_vlog_unconnected_port_style none</pre>
7	read_hdl -v2001 gpca40p.v
8	elaborate gpca40p
9	synthesize -to_mapped
10	write_hdl -mapped > nl.v
11	

Figure 11: rc.cmd.

b) Run

\$ rc -files rc.cmd

c) Check the result (Figure 12)

In the end, a netlist file called "nl.v" is generated containing information which

will be used later for place and route.

If everything goes smooth as above, continue to the next step. If anything goes wrong,

fix it first before continuing further.

Incremental optimization	status				
Operation	Total Area	Worst - Weighted Neg Slk	- DRC To Max Cap	tals Max Fanout	
init_iopt	80	0	0	0	
Incremental optimization	status ((pre-loop)			
	=======		- DRC To	tals	
Operation	Total Area	Weighted Neg Slk	Max Cap	Max Fanout	
<pre>simp_cc_inputs</pre>	62	0	Θ	0	
Incremental optimization	status				
Operation	Total Area	Worst - Weighted Neg Slk	- DRC To Max Cap	tals Max Fanout	
init_delay init_drc	62 62		0 0	 0 0	
init_area io_phase	62 60	0 0	0 0	0 0	
Incremental optimization	status ======				
Operation	Total Area	Worst - Weighted Neg Slk	- DRC To Max Cap	tals Max Fanout	
init_delay init_drc init_area	60 60 60	0 0 0	0 0 0	0 0 0	
Done mapping simple Synthesis succeeded. Normal exit. [yudi@MBP112 rc]\$					

Figure 12: Synthesis summary generated by RC Compiler.

Place and Route

"Place and route" is a stage in the process of VLSI design, in which the location to place all the logic elements within a generally limited amount of space and the way of all the wires needed to connect the logic elements are decided.

In this section, a procedure for "place and route" is given. For the brevity of this procedure, the exact meanings of commands are not further explained. These commands are covered by the official manuals [33]. If the reader is interested in using GUI commands instead of TCL scripts, please refer to EDI System Menu Reference [34] and textbooks [24] for more information. The detailed procedure and codes used are included in [32].

- 1) Tools: Cadence Encounter RTL-to-GDSII System
- 2) Prerequisites before This Step:

Netlist Verilog Code ("nl.v" from the last step)

Tcl Script for RC Compiler ("encounter.cmd", given in Appendix)

Tcl Script for Multi-Mode Multi-Corner ("mmmc.tcl", given in Appendix)

Synopsys Design Constraints ("typical.sdc", given in Appendix)

NCSU CDK Library ("ncsu-cdk-1.7.0.beta/")

UofU Technology Library ("UofU_TechLib_ami06/")

UofU Standard Cell Library ("UofU_Digital_v1_2/")

3) Destination Files Generated After This Step:

Optimized Netlist Verilog Code ("nlopt.v")

Design Exchange Format (DEF) File (e.g. "simple.def")

4) Steps:

a) Modify Tcl Script for RC Compiler ("encounter.cmd", Figure 13)

Line 10, 24: May change UofU standard cell library path to where it's installed

Line 13, 99: Change "gpca40p" to the top-level entity name (e.g. "simple")

10 set init lef file /opt/cds/lib/UofU Digital v1 2/UofU Digital v1 2.lef
11 set lsg0CPGainMult 1.000000
12 set init verilog nl.v
13 set init top_cell gpca40p
14 create_rc_corner -name typical \
15 -preRoute_res {1.0} \
16 -preRoute_cap {1.0} \
17 -preRoute_clkres {0.0} \
18 -preRoute_clkcap {0.0} \
19 -postRoute_res {1.0} \
20 -postRoute_cap {1.0} \
21 -postRoute_xcap {1.0} \
<pre>22 -postRoute_clkres {0.0} \</pre>
<pre>23 -postRoute_clkcap {0.0}</pre>
<pre>24 create_library_set -name typical -timing {/opt/cds/lib/UofU_Digital_v1_2/UofU_Digital_v1_2.lib}</pre>
<pre>25 create_constraint_mode -name typical -sdc_files {typical.sdc}</pre>
26 create_delay_corner -name typical -library_set {typical} -rc_corner {typical}
27 create_analysis_view -name typical -constraint_mode {typical} -delay_corner {typical}
<pre>28 set_analysis_view -setup {typical} -hold {typical}</pre>
29 init design

Figure 13: encounter.cmd.

b) Modify Tcl Script for Multi-Mode Multi-Corner ("mmmc.tcl", Figure 14)

Line 11: May change UofU standard cell library path to where it's installed

1	eate rc corner 🛛 - name typical 🔪	
2		
3	-preRoute_cap {1.0} \	
4	-preRoute_clkres {0.0} \	
5	-preRoute_clkcap {0.0} \	
6	-postRoute_res {1.0} \	
7	-postRoute_cap {1.0} \	
8	-postRoute_xcap {1.0} \	
9	-postRoute_clkres {0.0} \	
10	<pre>-postRoute_clkcap {0.0}</pre>	
11	eate_library_set -name typical -timing {/opt/cds/lib/UofU_Digital_v1_2/UofU_Digital_v1_2	.lib}
12	eate_constraint_mode -name typical -sdc_files {typical.sdc}	
13	eate_delay_corner -name typical -library_set {typical} -rc_corner {typical}	
14	eate_analysis_view -name typical -constraint_mode {typical} -delay_corner {typical}	
15	t_analysis_view -setup {typical} -hold {typical}	

Figure 14: mmmc.tcl.

c) Run

\$ encounter -init encounter.cmd

d) Check the result

It should run all the way to the final step without any errors if the above steps are

followed correctly, as shown in Figure 15 and Figure 16. In the end, a DEF file (e.g. "simple.def") for the chip layout (without pad frame) as well as a netlist file called "nlopt.v" is generated.

Figure 15: Final view in Encounter.

```
******* End: VERIFY CONNECTIVITY *******
Verification Complete : 0 Viols. 0 Wrngs.
(CPU Time: 0:00:00.0 MEM: 0.000M)
   *** Starting Verify Geometry (MEM: 695.7) ***
    VERIFY GEOMETRY ..... Starting Verification
    VERIFY GEOMETRY ..... Initializing
VERIFY GEOMETRY ..... Deleting Existing Violations
VERIFY GEOMETRY ..... Creating Sub-Areas
VERITY GEOMETRY ...... bin size: 9600
VERIFY GEOMETRY ...... SubArea : 1 of 1
**WARN: (ENCVFG-47): Pin of Cell FILLER_6 at (31.650, 55.800), (33.150, 58.200) on Layer met
all is not connected to any net. Use globalNetConnect or GUI Power->Connect Global Nets to spec
ify global net connection rules properly.
VERIFY GEOMETRY ..... Cells : 0 Viols.
VERIFY GEOMETRY ..... SameNet : 0 Viols.
VERIFY GEOMETRY ..... Wiring : 0 Viols.
VERIFY GEOMETRY ..... Antenna : 0 Viols.
VERIFY GEOMETRY ..... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 1.00
Papain Summary
Begin Summary ...
Cells : 0
    SameNet
    Wiring
    Antenna
                          : 0
                          : 0
    Short
   0verlap
                           : 0
End Summary
    Verification Complete : 0 Viols. 0 Wrngs.
 **********End: VERIFY GEOMETRY*********
  *** verify geometry (CPU: 0:00:00.0 MEM: 1.0M)
```

Figure 16: DRC report generated by Encounter.

Chip Assembly

As a requirement by AMI05 technology [35], design should be submitted along with pad frame. This section gives the procedure to assemble the pad frame with the chip. For brevity of this procedure, the exact meanings of commands are not further explained. These commands are covered by the official manuals [36]. Materials such as textbooks [24] also have many useful information for reference. The detailed procedure and codes used are included in [32].

1) Tools:

Cadence Virtuoso Design Environment

2) Prerequisites before this step:

Optimized Netlist Verilog Code ("nlopt.v" from last step)

DEF File (e.g. "simple.def" from last step)

NCSU CDK Library ("ncsu-cdk-1.7.0.beta/")

UofU Technology Library ("UofU_TechLib_ami06/")

UofU Standard Cell Library ("UofU_Digital_v1_2/")

3) Destination Files Generated After This Step:

GDSII Stream File (e.g. "simple_final.gds")

4) Steps:

a) Launch Cadence Virtuoso Design Environment

\$ virtuoso

b) Create New Library (Figure 17 to Figure 20)

 Library Manager: Directory di/Project/cds/simple/virtuoso 	- e ^x ×
Eile Edit View Design Manager Help	cādence
New Image: Library Open Ctrl+O Open (Bead-Only) Ctrl+R Category Cell	
Load Defaults Save Defaults Open Shell Window	
Exit Ctrl+X NCSU_TechLib_tsmc03 NCSU_TechLib_tsmc03d NCSU_TechLib_tsmc04_4M2P UofU_Analog_Parts UofU_Digital_v1_2 UofU_Pads UofU_FechLib_ami06 basic cdsDefTechLib	
Messages Log file is "/home/yudi/Project/cds/simple/virtuoso/libManager.log".	

Figure 17: Create New Library with Virtuoso.

 New Library 	5 2	×
Library		
Name gpca40p		
Directory 🔄t/cds/gpca40p_mux/cds/virtuoso/ 🔽 🦛 🗈 💣	## ##	
 Incvlog.log LVS nlopt.v gpca40p pinassignment cds.lib sequence_new.xml defin.log streamOutLayermap do.do strmOut.log gpca40p.def verilogIn.log gpca40p_final.gds zdbgfile icc.rul libManager.log libManager.log.cdslck 		
File type: Directories	-	
Design Manager		
Use NONE		
O Use No DM		
OK Apply Cancel	Help)

Figure 18: "New Library" window of Virtuoso.



Figure 19: "Technology File for New Library" window of Virtuoso.

🝷 Attach Library to Technology Library 🖏 🗙					
New Library	simple				
Technology Library	NCSU_TechLib_tsmc03 NCSU_TechLib_tsmc03d NCSU_TechLib_tsmc04_4M2P UofU_TechLib_ami06 basic cdsDefTechLib				
	OK Cancel Apply Help				

Figure 20: "Technology File for New Library" window of Virtuoso.

c) Import Optimized Netlist Verilog Code ("nlopt.v" from last step) and DEFFile (e.g. "simple.def" from last step). As shown in Figure 21 to Figure 25.

	*	Virtuoso® (6.1.5 - Log: /home/yudi/CDS.log	– ⊮ª ×
	<u>F</u> ile <u>T</u> ools <u>O</u> ptions	<u>H</u> elp		cādence
	<u>N</u> ew • Open			
l	<u>I</u> mport • <u>E</u> xport •	<u> </u>		
	Re <u>f</u> resh Make <u>R</u> ead Only	Verilog V <u>H</u> DLM	illi Ma	
1	<u>B</u> ookmarks •	<u>o</u> pice DEF	IVI.	К:

Figure 21: Import netlist with Virtuoso.

👻 Verilog In 🛛 🖓 🖓						
Import Options Global Net Options Schematic Generation Options						
File Filter Name						
libManager.log libManager.log.cdslck nlopt.v simple.def simple/ streamOutLayermap						
Target Library N	ame	simple			Browse	
Reference Libra	ries	VofV_Digita	l_v1_2 basic			
Verilog Files To	Import	nlopt.v			Add	
-f Options					Add	
-v Options)fU_Digital_	v1_2/VofV_Dig:	ital_v1_2.v	Add	
-y Options					Add	
Library Extension	on					
Library Pre-C	ompilation	Options]	
Pre Compiled Verilog Library						
HDL View Name hdl						
Target Compile Compile Verilo	Library Na g Library C	ame 🗌			Browse	
Ignore Modules	Ignore Modules File					
Import Modules	File				Add	
Import Structural	Modules /	As schemati	с			
-Structural Vie	w Names					
Schematic	schemati	ic	Netlist	netlist		
Functional	function	nal	Symbol	symbol		
Log File ./verilogIn.log Work Area /tmp						
Name Map Table ./verilogIn.map.table						
Overwrite Existing Views						
Overwrite Symbol Views None						
Verilog Cell Mo	dules 🥑 C	reate Symbol (Only 🔾 Import 🤇) Import As Fu	Inctional	
		K Cancel	Defaulte	nnlu Load	Save Holp	
				PPIN LUAU		

Figure 22: "Verilog In" window of Virtuoso.

	Virtuoso® (6.1.5 - Log: /home/yudi/CDS.log	j – ⊮ª ×
<u>File Tools O</u> ptions	<u>H</u> elp		cādence
	cellview reques	t for library "simple".	
<u>I</u> mport ▶ <u>E</u> xport ▶	<u> </u>	IIII	
Refresh Make <u>R</u> ead Only	Verilo <u>g</u> V <u>H</u> DL	IIII	£
1 <u>B</u> ookmarks >	<u>S</u> pice DEF. _K	M:	R:
-	E'anna /	2. Imment DEE with Vintered	

Figure 23: Import DEF with Virtuoso.

•	Virtuoso(R) DEF In 🛛 🖓 🛪
DEFIn File Name	gpca40p.def
Target Library Name	gpca40p
Ref. Technology Libraries	
Create a module hierarchy	from hierarchical names 🛛 🗌 Share Library 🔲
New Library	
Technology From L	ibrary
Target Cell Name	gpca40p
Target View Name	layout
Component View List	
Master Library List	
Overwrite Design	Create CustomVias only
Log File Name	
🔾 Use Template File 🧕	Use GUI Fields
Template File Name	
Save Template File Name	Save
Comment Char	
Pin Purpose	
Do not create any routing	data 🗌
Layer Map File Name	
	OK Cancel Defaults Apply Help

Figure 24: "DEF In" window of Virtuoso.



Figure 25: "DEF In" successful translation prompt.

Once both layouts (from DEF) and schematic (from netlist in this section) are generated, DRC, Extract and LVS should be performed, as shown in Figure 26 to 34.



Figure 26: Start DRC from Virtuoso Layout Suite.

•	DRC ^{4*} ×
Checking Method 💿 flat	\bigcirc hierarchical \bigcirc hier w/o optimization
Checking Limit 💿 full	🔾 incremental 🔾 by area
Coordi	Nate Sel by Cursor
Switch Names	Set Switches
Run-Specific Command File	
Inclusion Limit	1000 Limit Rule Errors 🔲 0
Join Nets With Same Name	Limit Run Errors 0
Echo Commands	⊻
Rules File	divaDRC.rul
Rules Library	⊻ U_TechLib_ami06
Machine	● local ⊖ remote Machine
Ignore Missing Cell Masters	
	Cancel Defaults Apply Help

Figure 27: "DRC" window of Virtuoso.

Virtuoso® 6.1.5 - Log: /ome/yudi/C	DS.log – ₌* ×
<u>F</u> ile <u>T</u> ools <u>O</u> ptions <u>H</u> elp	cādence
CPU TIME = 00:00:00 TOTAL TIME = 00:00:00 ********* Summary of rule violations for cell "simple layout" Total errors found: 0	••••••
mouse L: showClickInfo() _leiLMBPress() M: setDRCForm()	R: _IxHiMousePopUp()
1 >	

Figure 28: Report of successful DRC.



Figure 29: Start Extract from Virtuoso Layout Suite.

-	Extractor 🛃 🛃
Extract Method 💿 flat	t \bigcirc macro cell \bigcirc full hier \bigcirc incremental hier
View Names Extracted	extracted Excell excell
Switch Names	Set Switches
Run-Specific Command File	
Inclusion Limit	1000 Limit Rule Errors 🔲 0
Join Nets With Same Name	Limit Run Errors 0
Echo Commands	⊻
Rules File	divaEXT.rul
Rules Library	U_TechLib_ami06
Machine	● local ⊖ remote Machine
Ignore Missing Cell Masters	
	OK Cancel Defaults Apply Help

Figure 30: "Extractor" window of Virtuoso.

Virtuoso® 6.1	.5 - Log: /home/yu	di/CDS.log	- "x ×
<u>F</u> ile <u>T</u> ools <u>O</u> ptions <u>H</u> elp			cādence
Total errors found: O			
saving rep simple/simple/extracted Getting layout propert bagGetting layou	t propert bag		
<u><</u> [IIII		₹ N
mouse L: showClickInfo() _leiLMBPress()	M: setExtForm()	R: _IXHI	/lousePopUp()
1 >			

Figure 31: Report of successful Extract.



Figure 32: Start LVS from Virtuoso Layout Suite.

-	Artist LVS	– _K a ×
Commands <u>H</u> el	р	cādence
Run Directory	LVS	Browse
Create Netlist Library	✓ schematic simple	✓ extracted simple
Cell	simple	simple
View	schematic	extracted
	Browse Sel by Cursor	Browse Sel by Cursor
Rules File	divaLVS.rul	Browse
Rules Library	✓ VofV_TechLib_ami06	
LVS Options	✓ Rewiring □ Create Cross Reference	Device Fixing Terminals
Correspondence	File 🗌 🛛 🔤	Create
Switch Names		
Priority 0	Run background 🧧	
Run	Output Error Display	Monitor Info
Backannotate	Parasitic Probe Build	Analog Build Mixed
4		

Figure 33: "Artist LVS" window of Virtuoso.



Figure 34: "Artist LVS" successful LVS prompt.

 Library Manager 	: Directorydi/Project/cds/simple/v	irtuoso – 📲 🗙
<u>F</u> ile <u>E</u> dit <u>V</u> iew <u>D</u> esign Manager <u>H</u> elp		cādence
Show Categories Show Files UofU_Pads NCSU_Analog_Parts NCSU_TechLib_ami06 NCSU_TechLib_ami06 NCSU_TechLib_tsmc02 NCSU_TechLib_tsmc02 NCSU_TechLib_tsmc03d NCSU_TechLib_tsmc03d NCSU_TechLib_tsmc03d NCSU_TechLib_tsmc04_4M2P UofU_Analog_Parts UofU_Digital_v1_2 UofU_Pads UofU_Digital_v1_2 UofU_Pads UofU_TechLib_ami06 basic cdsDefTechLib simple	Cell Frame	View Lock Size analog_extracted 4.8N extracted 4.8N layout 191 schematic 191
Messages Log file is "/home/yudi/Project/cds/simple/virtuoso/libMar Created new library "simple" at /home/yudi/Project/cds/si Checking rename library for access locks. Deleting library "simple". Deleted library "simple". Deleted library "simple". Deleted no filbrary done.	nager.log". imple/virtuoso/simple. ied.	
Created new library "simple" at /home/yudi/Project/cds/si	imple/virtuoso/simple.	
Сору		

d) Customize Pad Frame (Figure 35 to 41)

Figure 35: Copy pad frame in Virtuoso.

- Co	py Cell	ĸ,	×
From			5
Library UofU_Pads			
Cell Frame1_38			
СТО			5
Library simple		•	
Cell Frame1_38	I		
Options			5
🔲 Copy Hierarchical			
✓ Skip Libraries N N Ut	CSU_TechLib_tsmc03d CSU_TechLib_tsmc04_4M2P ofU_Analog_Parts UofU_Digital_v1_2 ofU_TechLib_ami06_basic		
Exact Hierarchy	lsDefTechLib simple	$\overline{\nabla}$	
Extra Views			
🗹 Copy All Views			
Views To Copy na	og_extracted extracted layout schem	atic	
🔲 Update Instances:	Of Entire Library	•	
Database Integrity			
Re-reference customVial	Defs		
🔲 Check existence in tech	nology database		
Add To Category	Cells		
ОК Арріу	Cancel	elp)

Figure 36: "Copy Cell" window of Virtuoso.

🝷 Virtu	ios	o® S	Sche	emat	ic Ed	itor	LE	dit	ing	: sir	nple	Fr	ame	1_3	8 sc	he	mati	с			- 4	×
Launch <u>F</u> ile <u>E</u> dit <u>V</u> iew	<u>C</u> rea	ate Cl	nec <u>k</u>	O <u>p</u> tion	s <u>M</u> ig	rate	<u>W</u> ind	DW	NCS	U <u>H</u>	elp									C	ā d e n	ce
🗅 🗁 🛃 🛛 💠	⊳ [C) 🚺	3	(T ∕∕	ø		¢	48	2 - 1	rî 1	гŤ		Q		R		; 1	1	abc	-0	
	Worł	kspace	: Bas	ic			R				<u>ک</u> ات	10	3 -13	T,		3	Q. Se	earch			•	
Navigator ? 🗗 🛛	×															<u> </u>					_	
🍸 Default 🛛 🧧 🛛	.)											•			7=ni	id						
🔍 Search 📃 🗸	-							15	14	13	12 1	1	1Ø 9	8	. g. 7	6						
Name 🔺 🛆							•					-			GND							
陓 Frame1_38															0.110							
⊕ 🦰 18 (pad_gnd) ⊕ 🍋 121 (nad_ydd) =							_ •`		٠	·		•	•	٠			•					
	-				27													79				
	/ 1				` 28	٠						•					•	78				
	ш				29													77				
0 I4 (pad_nc)			•	•	30	•	- `		•	•		•	•	•			•	76	•	•	•	
			•	•	+ 7 1		⊢.						•				•	70				
	Ш				101		_											75				
@ I10 (pad_nc)					.32	L,																
(0) 11 (pad_nc) (0) 12 (pad_nc)	ш																	73				
					.34												٠	72				
					35													71				
Property Editor ? @2	<u> </u>				* 3 6	•						•					•	÷α				
							_											70				
					.37	•						•					•	¢А				
									٠	•		•	۰	٠	VDB •							
								49	5Ø	51 5	52 5	35	54 55	56	575	8						
												•		57	7=∨d	d						
≡mouse L: showClickInfo()							M: s	chH	iMou	sePop	Up()								R: scl	nHiMou	isePop	Up()
4(16) Rotate Left																					md: Se	1: 0

Figure 37: Initial schematic view of the pad frame.

Modify the used pads in the pad frame (both schematic and layout), from "pad_nc" to "pad_in" or "pad_out".



Figure 38: Add input pads in schematic.

Launch File Edit View Create Check Options Migrate Window NCSU Help Cader	nce
📗 🔾 👻 🖓 🗸 🖓 🖓 🖏 🕼 Workspace: Constraints 🔤 🖳 🦗 🔣 🎝 🖏 🖓 🖓 🖓 🖓 🖓 🖓 🖉 Search 💽 🗸	
Navigator ?	? # ×
🝸 Default 🔽 🖳 🖓 👘 🖓 👘 🖓 👘 🖓 👘 🖓 👘 🖓 🔊	»
Q Search Editing: constraint	
In the show: All Show: All	
□ ····································	
@ I5 (pad_in) @ I6 (pad_nc)	
@ 17 (pad_nc)	
@ 113 (pad_nc) @ 114 (pad_nc) @ 114 (pad_nc) @	" ×
□ □ □ 15 (pad_nc) · · · · · · · · · · · · · · · · · · ·	
- @ 118 (pad_nc) 27	
29 Library 4 cl 2 cl	
122 (pad_nc) 30 Colls and with 55	
- 24 (pad_in) - 24 (pad_in) - 31 · · · View sumbol - 375	
126 (pad_nc) 32 32 32 32 32 32 32 33 33 33 33 33 33	
[27 (pad_n) □ 128 (pad_n) 73 0ut_r<1>12	
□ - @ 129 (pad_nc) .34	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	
→ 133 (pad_nc) → 36 → 70 → 69 → 1 → 70	
Property Editor ? · · · · · · · · · · · · · · · · · ·	
Instance ▲ All ▲ ·	
B Name (various) 57=vdd	
⊡ Origin (various) • </td <td></td>	
~ <ten 11.0-1="" a<="" td=""><td>411</td></ten>	411
mouse L: showClickInfo() M: schHiMousePopUp() R: schHiMousePopUp()	Up()

Figure 39: Add output pads in schematic.


Figure 40: Add input pads in layout.



Figure 41: Add output pads in layout.

Add pins to pad frame (both schematic and layout). The pad frame works like a wraparound. The external pins of the pad frame (e.g. "Frame1_38") have the same name as the chip layout (e.g. "gpca40p"), and the internal pins of the pad frame connecting the chip layout use original names affixed by "_i" (Hence e.g. "clk" becomes "clk_i.) This procedure is shown in Figure 42 to Figure 55.

ence Launch Elle Edit Wew Greek Check Ogtons Migrate Window NCSU Help cådence C <thc< th=""> C <thc< th=""> <thc< th=""></thc<></thc<></thc<>
• •
* Workspace: Constraints *
Name Constraints Search Constraint Manager C A Name Search Image: Constraint Search Image: Constraint Manager C A Name Image: Constraint Search Image: Constraint Manager C A Name Image: Constraint Manager C A
Navigator ? 6 × P Default Constraint Manager ? 6 × Name Constraint Manager ? 7 ×
V plasti V<
Q. Search Q. * • Name • • • • • • • • • • • • • • • • • • •
• Name • • • • • • • • • • • • • • • • • • •
Image: second secon
<pre></pre>
<pre> </pre>
<pre></pre>
 • • • • • • • • • • • • • • • • • • •
Image: Non-original state of the state
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
27 79 79 78 28 79 28 79 105 (90 m) 79 106 (90 m) 79 $106 < 53$ 30 $101 < 95$ 30 $11 < 95$ 31 $11 < 95$ 32 31 10 $11 < 95$ 32 32 10 32 10 12 34 34 10 35 71 72 71 12 12 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
$\begin{array}{cccccccccccccccccccccccccccccccccccc$
111 35 external outputs: out_r<0> out_r<1> 12 35 36 37 38 39 31 32 32 32 32 32 32 32 32 32 32 32 32 32 33 35 35 36 37 38 39 31 32 34 35 35 36 37 38 39 30 31 32 33 34 35 36 37 38 39 30 31 32 34
external outputs:
out_r<0> 73 out_r<1> 12 35
out_r<1> 12 35 71
Internet outputs: 56 70
clk_1 11 37
$100_1<0>54$ $100_1<1>53$ $100_1<0>54$ $100_1<0$ 100_1
$ in1_i < 0 > 52 $ $\cdot \cdot $
in1_i<1> 55 49 50 51 52 58 54 55 56 57 58
internal inputs:
out_r_i<0≥ 73
out_r_i<1 12
~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~
~
· · · · · · · · · · · · ·
ropup() mouse L: snowUlickInto() M: schHiMousePopUp() R: schHiMousePopUp()

Figure 42: Add pins to the pad frame in schematic.



Figure 43: Add pins to the pad frame schematic (detailed view).

Same for the layout by tapping the ports with pins

~	Create Shape Pin 🛛 🛃 🕺 🕹
Connectivity	🖲 strong 🥥 weak
Terminal Names	n0<0> in0<1> in1<0> in1<1> Physical Only 🗹
🔲 Keep First Nan	ne X Pitch 0 Y Pitch 0
🔲 Display Termin	al Name Display Terminal Name Option
Create as ROE) Object
Name	rect0
Mode	● rectangle 🔾 dot 🔾 polygon 🔾 circle 🔾 auto pin
I/O Туре	● input 🔾 output 🔾 inputOutput 🔾 switch
	🔾 jumper 🔾 unused 🔾 tristate
Snap Mode	orthogonal 🔽
Access Direction	🗹 Top 🗹 Bottom 🗹 Left 🗹 Right
	🗹 Any 🔲 None
	Hide Cancel Help

Figure 44: "Create Shape Pin" Window of Virtuoso.



Figure 45: Add pins to the pad frame layout (detailed view).



DRC, Extract, LVS to make sure no rule is violated.

Figure 46: Start DRC from Virtuoso Layout Suite.

Virtuoso® 6.1.5 Log: /home/yudi/CDS.log	- 2" × `
Eile Tools Options Help	cādence
executing: saveDerived(geonAndNot(ca metall) errMesg) executing: drc(viaEdge (vidth < (Lambda * 2.0)) errMesg) drc(viaEdge (esc) (Lambda * 3.0)) errMesg) executing: drc(via (area > ((Lambda * 2.0 * (Lambda * 2.0)) + (Lambda * 0.1 * (Lambda * 0.1)))) executing: drc(metalEdge viaEdge (enc < (Lambda * 1.0)) errMesg) executing: saveDerived(geonAndNot(via metall) errMesg) executing: (er(metalEdge (vidth < (Lambda * 3.0)) errMesg)	
drc(metal2Edge (sep < (lambda * 3.0)) errHesg) drc(metal2Edge (notch < (lambda * 3.0)) errHesg) executing (rc(metal2Edge viaEdge (enc < (lambda * 1.0)) errHesg) executing : saveBerived(genAndNot(via metal2) errHesg) executing: BondingOlass = genonItaid(glass pad) ProbeDlass = genonUtaid(glass pad)	
executing: saveuerive(genactaaule(glass pao)) executing: BondingPad = genandWit(genasise(EendingOlass 6.0) genuHoles(BondingOlass)) executing: ProbePad = genuhr(BondingPad ProbePad) executing: Pad = genuhr(BondingPad ProbePad)	0
minouse L: mouseSubSelectP10 Mr.	23 B
1 >	

Figure 47: Report of successful DRC.



Figure 48: Start Extract from Virtuoso Layout Suite.

ĺ ▪ Vi	rtuoso® 6.1.5 - Log: /home/yudi/CDS.log	- 2" ×
Elle Tools Options Help		cādence
<pre>vexcuting: seveInterconnect((polyRes 'res_id')) voxcuting: seveInterconnect((elactRes 'res_id')) voxcuting: seveInterconnect((elactRes 'res_id')) voxcuting: seveInterconnect((elactRes 'res_id')) voxcuting: seveInterved(netall ('metall' 'net') cell viev) voxcuting: seveInterved(netal2 ('metal') cell viev) voxcuting: seveInterved(netal2 ('metal') cell viev) voxcuting: seveInterved(netal2 ('metal') cell viev) voxcuting: sevInterved(netal2 ('metal') cell viev) voxcuting: sevInterved(netal3 ('metal3') cell viev) voxcuting: cell viev) voxcuting: cell viev('metal3') voxcuting: cell viev('metal3') viev('metal3') voxcuting: cell viev('metal3') viev('</pre>	•••••	
40	III	
Imouse L: showClickInfo() _leiLMBPress()	M: ivHiExtract()	R: _IXHIMousePopUp()





Figure 50: Start LVS from Virtuoso Layout Suite.

-	Artist LVS		- e ⁿ ×				
Commands <u>H</u> e	lp	×	cādence				
Run Directory	LVS		Browse				
Create Netlist Library	✓ schematic simple	✓ extracted simple					
Cell	Frame1_38	Frame1_38					
View	schematic	extracted					
	Browse Sel by Cursor	Browse	el by Cursor				
Rules File	divaL∀S.rul		Browse				
Rules Library	☑ UofU_TechLib_ami06						
LVS Options	✓ Rewiring □ Create Cross Reference	🗌 Device Fixir ⊻ Terminals	ng				
Correspondence	Correspondence File 🔲 imple/virtuoso/lvs_corr_file Create						
Switch Names							
Priority 0	Run background 🔽						
Run	Output Error Display	Monitor	Info				
Backannotate	Parasitic Probe Build	Analog E	Build Mixed				
18 HelpAction							

Figure 51: "Artist LVS" window of Virtuoso.



Figure 52: "Artist LVS" successful LVS prompt.

- V	irtuo	so® S	chem	atic E	ditor	L	Editing: s	simple	Fran	ne1_	38 sc	hema	tic			- 2	' × '
Launch <u>F</u> ile <u>E</u> dit <u>V</u> i	iew <u>C</u> r	eate Che	ec <u>k</u> O <u>p</u> i	tions <u>M</u>	ligrate 👌	<u>W</u> in	dow NCSU	<u>H</u> elp							c	ā d e n	ce
	4 ² ⊅6	<u>I</u> nstance			I	_	¢ 12.	T	r	Q C		E	1 5 1	1	abc	-	
Navigator	1	<u>W</u> ire (na Wire (wij	rrow) <u>d</u> e)		W Shift+W	/		¢} ⊐k5	123	-r, T	5 🖻	Q	Search			•	Logical Sector
Tefault		Wire Naj Wir <u>e</u> Stu Net Expr	<u>n</u> e bs and N ression	Vames	L Space		• 15 14 13	••••	10	9 9	7=gňd 7 6						
Name		Pin			P	-					GND						
⊕ 🦰 14 (pad_out) ⊕ 🦰 15 (pad_in) ⊕ 🦰 18 (pad_and)		Block Mappin <u>c</u>	Schem	atic	Shift+i		•	•] • [<u> </u>	•	•		· 79				
⊕ 🦰 I21 (pad_vdd) ⊕ 🍋 I21 (pad_vdd) ⊕ 🕞 I23 (pad_in)		<u>C</u> ellview <u>S</u> older D	ot				From C	iew				•	78				
		<u>N</u> ote Pa <u>t</u> chco	rd			۱	From <u>I</u> nsta	nce				•	77 76				
□		Pr <u>o</u> be M <u>u</u> ltiShe	et			•		• •				•	75				
@ I1 (pad_nc) @ I2 (pad_nc)		•		.32	L,			• •					-73				
16 (pad_nc)	7			.34	•] •		• •				•	72				
Property Editor 🔅	? # ×			35 36	•	•		• •				•	71 70				
				.37	·	•		· , ,	.	i			Ģ9				
								<u>1 1</u>	t.	ţ <u>.</u>	VDD +						
			•	•	•	•	49 50 51	.52 5 <u>8</u>	5 <mark>1</mark> 4 5	i5 56 ຣໍ	57 58 7=vdd	•	•	•	•	•	Ú
	\geq	\leq	_						1111								
mouse L: showClickInfo	0					M:	schHiMousel	PopUp()						R: sch	HiMou	isePop	Up()
Immouse L: showClickInfo 6(20) From Cellview	0		•	•	•	M:	• schHiMousel	PopUp()		5	7=vdd		•	R: sch	• iHiMou	isePop md: Se	Up() 1: 0

Generate symbol for the pad frame.

Figure 53: Create symbol view from schematic view.

-	Cellview From Cellview	⊮, ×
Library Name	simple	Browse
Cell Name	Frame1_38	
From View Name To View Name	schematic 🔽	
Tool / Data Type	schematicSymbol	
Display Cellview	⊻	
Edit Options	⊻	
	OK Cancel Defaults	Apply Help

Figure 54: "CellView from CellView" window of Virtuoso.



Figure 55: Final symbol view of the pad frame.

e) Final Chip Assembly (Add Pad Frame)

With both the core of the chip ("simple") and the pad frame (modified "Frame1_38") are ready, creating a new cell to put them together. This procedure is shown in Figure 56 to 72.

Create a new Cell View (I call it "gpca40p_final").

🝷 Libra	ry Manager:	Directoryt/cds/gpca40p_mux/cds/virtuoso	- "x" ×
<u>File</u> dit <u>V</u> iew <u>D</u> esign Manager	<u>H</u> elp	ci	ādence
New □ Open Ctrl+O Open (Bead-Only) Ctrl+R □ Open With Load Defaults □ Save Defaults Save Defaults ○ Open Shell Window Ctrl+P Exit Ctrl+X NCSU_TechLib_tsmc03 NCSU_TechLib_tsmc03d NCSU_TechLib_tsmc03d NCSU_TechLib_tsmc03d UorU_Parts UorU_Parts UorU_Pads UorU_TechLib_ami06 basic cdsDefTechLib gpca40p	Library Gall View Category	Cell symbol gpca40p symbol gpca40p_final extracted iayout ischematic isymbol yudi@MBP112	Size 1. 2₹ 2₹
Messages Log file is "/home/yudi/Project/cds/g	pca40p_mux/cds/vir	irtuoso/libManager.log".	

Figure 56: Create new "Cell View" from Virtuoso Layout Suite

- New File ⊮* ×							
_ File							
Library	gpca40p 🧧						
Cell	gpca40p_final						
View	schematic						
Туре	schematic 🔽						
Application							
Open with	en with Schematics L						
Always use this application for this type of file							
Library path file							
<pre>>ject/cds/gpca40p_mux/cds/virtuoso/cds.lib</pre>							
O Cancel Help							

Figure 57: "New File" window of Virtuoso.

Instantiate both the core of the chip ("gpca40p") and the pad frame (modified "Frame1_38") (by pressing "I" to instantiate instances).



Figure 58: Create the final schematic view.



Figure 59: Routed schematic view.

Then add the pins.

n Names rection sage gnal Type tach Net Expres:	Add	Pin in0<1> in1<0> Bus Expansion Placement	in1<1> ● off ○ on ● single ○ mu	⊭" × Itiple
n Names rection sage gnal Type tach Net Expres:	clk in0<0> input v schematic v signal v	in0<1> in1<0> Bus Expansion Placement	inl<1> ● off ◯ on ● single ◯ mu	ltiple
rection :age gnal Type tach Net Expres:	input	Bus Expansion Placement	● off ◯ on ● single ◯ mu	Itiple
age gnal Type tach Net Expres:	schematic 🔽	Placement	🖲 single 🔾 mu	ltiple
gnal Type tach Net Expres:	signal			
tach Net Expres	cion: 💿 No 🔾			
		Yes		
operty Name				
efault Net Name				
ont Height	0.0625	Font Style	stick -	
All Rotate	▲ Sideways	Upside Down	Show Sensitivit	ty >>)
		Hide Cance	el Defaults	Help
	operty Name fault Net Name nt Height	operty Name fault Net Name nt Height 0.0625 ▲ Rotate ▲ Sideways	aperty Name fault Net Name nt Height 0.0625 Font Style ▲ Rotate ▲ Sideways ← Upside Down Hide Cance • • • • • • • • • • • • • • • • • • •	aperty Name fault Net Name nt Height 0.0625 Font Style stick ▼ A Rotate A Sideways G Upside Down Show Sensitivit Hide Cancel Defaults

Figure 60: "Add Pins" window of Virtuoso.



Final schematic view is shown below.

Figure 61: Final schematic view.

Then create the final layout view from the schematic.

	👻 Startup Option 🕑 🛛 👻	
	Physical Implementation Startup Options	
	Layout	
	• Create New • Open Existing	
	Configuration	
	 Create New Open Existing Automatic 	
	OK Cancel Help	
Figure 62:	: "Startup Option" window of	Virtuoso.
-	Cellview From Cellview	⊮"×
Library Name	дрса40р	Browse
Cell Name	gpca40p_final	
From View Name	schematic	
To View Name	symbol	
Tool / Data Type	schematicSymbol	
Display Cellview	✓	
Edit Options		
	OK Cancel Defaults	Apply Help

Figure 63: "Startup Option" window of Virtuoso.

In the new empty layout view

 Virtuoso® Layout Suite XL Editing 	simple simple_final layout
Launch <u>File</u> <u>E</u> dit <u>View</u> <u>Create</u> Verify <u>Connectivity</u> <u>Options</u> <u>Tools</u> <u>Window</u>	Opti <u>m</u> ize <u>Place</u> Floorpl <u>an</u> <u>R</u> oute <u>H</u> elp cādence
II D II S € I II II D III Pins Nets	🚈 🛥 🖳 1, 🖧 🛛 » Workspace: Classic 🔽 »
□ , 🧠 ≇ ☜ ♥ ↓ □ □ <u>×</u> L Probe	lect:0 Sel(N):0 Sel(I):0 Sel(O):0 X:-10.8000 Y:9.7500 dX:1045.9500 >>
Layers ? 🗗 🗙 🔤 🔤 👍 enerate 🔶 🕨	
AV NV AS NS Check	All From Source
📓 metal2 drawing 🔽 🚽	Selected From Source
All Valid Layers	A Clones
Used Layers Only	Chained Devices
🔍 Search 🔽 🔽	Tolded Devices
∧ Layer Purpose VIS ∧	
💹 nwell drawing 🔽 🗹	
📷 active drawing 🕑 🕑	
🗱 pact drawing 🗹 🗹 🔄	
nsel drawing 🗹 🗹	
poly drawing 🗹 🗹	
😸 elec drawing 🗹 🗹 👘 💿	
🗱 met drawing 🗹 🗹	
🔽 met drawing 🔽 🗹 💽 🔸 data data data 🔸 data data data data data data data dat	· · · · · · · · · · · · · · · · · · ·
CC drawing 🗹 🗹 🛛	
📷 via drawing 🗹 🗹	
🔳 glass drawing 🔽 🗹 🖉 🖉	• • • • • • • • • • • • • • • • • •
🔽 high drawing 🗹 🗹 🚽 👘 🗤 🗤	
😹 nolpe drawing 🗹 🗹	
🗱 pad 🛛 drawing 🗹 🗹 🚽	
🔲 text drawing 🗹 🗹 🔤 data taka taka taka taka taka taka taka	
Objects 70×	
🕂 Shapes 🗹 🗹 👘	
Circle/Elli 🗹 🗹	
Label	
$\sim Path \qquad \boxed{\checkmark} \qquad \boxed{\checkmark} \qquad \qquad$	
PathSeg 🖌 🖌 🖌	
- Rectangle V V	
Other Sh 🗹 🗹 🖉 🖉 da se	
- Instances VVV	
Mosaic 🗹 🗹	
Pins 🗹 Vietna en	
	na 🕐 da ana ana ana ana ana ana ana ana ana
Objects Guides	
I 🎄 🍁 🗄 🔘 🖤 🔀 🖬 🏷 📜 🍽 🖬 💽 🖃 🎛	
📲 着 🍓 🖉 🕾 📲 🌠 🎥 🗯 🐱 🔹 📗	- 199
mouse L: showClickInfo() _leiLMBPress() M: schZoomF	it(1.0 0.9) R: _IXHiMousePopUp()
	Cilia.

Figure 64: Start "Generate Layout" of Virtuoso.



Figure 65: "Generate Layout" window of Virtuoso.

Then place the pad frame ("Frame1_38") inside the "PR Boundary", and the core of the chip ("gpca40p") inside the pad frame.



Figure 66: Component placement in Virtuoso.



Connect the "add!" (Pad 57) and "god!" (Pad 7) to the power ring.

Figure 67: Connect the "add!" (Pad 57) and "god!" (Pad 7) to the power ring.

Then invoke Automatic Routing.

		Cell'	 CellView 			
e	evice Le	vel			-	
Group Vi	irtuosoDe	efaultExt	tractorSetup			
Routing and Taper Layers						
Top Layer: metal3 🔽			Bottom Layer: poly			
3		 Rout 	ting			
cade Tre	atment -					
			-			
num Widt	.h ing	Treat as Minimum Space				
ge spaci	ing	⊻ iyi	nore Roules	pec shaciui	g	
Route Nets of Type						
Net Options				18		
Miscellaneous						
e Double	Cut Vias	з 🔲 Та	aper Pin Wid	lth		
on			Optior	ns		
Options	Scheme	e Run	Checkpoint	Save	-	
Edit	Default	•	С	C		
Edit	Default	С	С	С		
Edit	Default	С	С	С		
Edit	Default	С	С	С		
Edit	Default	•	с	С		
Edit	Default	•	•	С		
	er Layer II Carlor Lay	er Layers I I Cage Treatment num Width ge Spacing Options Scheme Edit Default	er Layers I3 ♥ B I3 ♥ Rout Cage Treatment hum Width ge Spacing V Ig Nets Double Cut Vias □ Ta on Options Scheme Run Edit Default Edit Default Edit Default C Edit Default C	er Layers I3 S Bottom Layer: A Routing Cage Treatment hum Width O Treat as Min ge Spacing V Ignore Routes; Nets Option Double Cut Vias O Taper Pin Wid on Option Option Conton Option Conton Co	er Layers II	

Figure 68: "Automatic Routing" window of Virtuoso.

The following is the final layout. Fill the empty space with poly fills to meet minimum polysilicon density required by AMI05 [35].



Figure 69: Final layout in Virtuoso.

DRC, Extract, LVS. They should give no error or warning.

·	Virtuoso® 6.1.5 - Log: /home/yudi/CDS.log	- *" ×
Eile Tools Options Help		cādence
<pre>executing: drc(highresEdge geomOtEEZdge(geomAndNot(elec geomButt: executing: saveBeired(geomAndTeleChighres geomAndNot(elec) executing: saveBeired(geomAndTeleChighres remell) *(GOUS Full : executing: saveBeired(geomAndTeleChighres remell) *(GOUS Full : geocuting: saveBeired(geomAndTeleChighres) *(GOUS Full : geocuting: saveBeired(geomAndTeleChighres) *(GOUS Full : geocuting: cleating) * cleating * cleating * cleating drc(electing) * rested(geomAndTeleChight) * cleating * cleating secuting: chighresEdge (renct (LamAdt * 7.0)) * rrHssg executing: chighresEdge (renct (LamAdt * 7.0)) * rrHssg completed The Nov 10 23:44:32 2015 completed The Nov 10 23:44:32 2015 completed</pre>	ng(elec elecHighres))) (sep < (leeHighres) (ignore = 2)) errM 7(5) resistor must be outside v 27.5) resistor must be outside)) errMesg) uyout" ********	
E	III	
Immouse L: showClickInfo() _leiLMBPress()	M: IVHIDRC0	R: _IXHIMousePopUp()

Figure 70: Report of successful DRC.

Virt	tuoso® 6.1.5 - Log: /home/yudi/CDS.log	
Elle Tools Options Help		cādence
eventing example (noluRes "res id"))		
executing: saveInterconnect((elecRes "res id"))		
executing: saveInterconnect((elecHighres "res id"))		
executing: saveDerived(metal1 ("metal1" "met") cell_view)		
executing: saveDerived(metal2 ("metal2" "met") cell_view)		
executing: saveDerived(via ("via" "net") cell_view)		
executing: saveDerived(metal3 ("metal3" "net") cell_view)		
Extraction started The New 10 22.45.55 2015		
completed Tue Nov 10 23:46:00 2015		
CPU TIME = 00:00:05 TOTAL TIME = 00:00:05		
********* Summary of rule violations for cell "simple_final layout"	****	
Total errors found: 0		
saving rep simple/simple_final/extracted		
second rayout propert sageecond rayout propert sag		
£		4
mouse L: showClickInfo() _leiLMBPress()	M: ivHIExtract()	R: _IxHIMousePopUp()
1 >		

Figure 71: Report of successful Extract.



Figure 72: "Artist LVS" successful LVS prompt.

f) Export GDSII Stream File ("simple_final.gds")

This procedure is shown in Figure 73 to Figure 78. This is the file to be sent for fabrication.

This is the file to be sent for fabrication.



Figure 73: Start "Stream Out" from Virtuoso Layout Suite.

Stream File	gpca40p_final.gds	
Technology Library	UofU_TechLib_ami06	
Library	gpca40p	
Top Level Cell(s)	gpca40p_final	
View(s)	layout	
Show	Dptic Save Template Load Template	

Figure 74: "Show Options" in "XStream Out" window of Virtuoso.

"Show Options", then tab "Layers", "Load ..."

gpca40p_final.gds UofU_TechLib_amiG gpca40p)6				
UofU_TechLib_amiC gpca40p)6				
gpca40p					
gpca40p_final					
layout					
S					
Cells Fonts	Geometry	Layers	Libraries	Propertie	is 🚺
				D	dd Row
				×	
		or Monning			
	Iayout Iptions S Cells Fonts Purpose Name	Iayout Iptions Save Te S Iells Fonts Geometry Purpose Name Stream Layer	Iayout Iptions Save Template S S Selis Fonts Geometry Layers Purpose Name Stream Layer Stream Datatype	Iayout Iptions Save Template Los S S S Iells Fonts Geometry Layers Libraries Purpose Name Stream Layer Stream Datatype Material Type	Iayout Iptions Save Template Load Template S Sells Fonts Geometry Layers Libraries Propertie Purpose Name Stream Layer Stream Datatype Material Type N A

Figure 75: "Load..." in "XStream Out" window of Virtuoso.

Select "streamOutLayermap" then hit "Open"

 Choose the file(s) 	⊮* ×
Look in: 📄/home/yudi/Project/cds/simple/virtuoso	3 5 🐑 📂 📰 🔳
Computer Name	– Size Type 🛆
🚍 yudi 🛛 🗋 zdbgfile	97 bytes File
🗋 verilogin.log	852 bytes log File
📑 streamOutLayermap 🛌	785 bytes File
🕞 simple.def 🔊	10 KB def File
🗋 sequence_new.xml	14 KB ×ml File
📋 pinassignment	237 bytes File
🕞 nlopt.v	1 KB v File
🗋 novlog.log	679 bytes log File
📋 libManager.log.cdslck	654 bytes cdslF
🗋 libManager.log	23 KB log File
🗋 icc.rul	2 KB rul File
🗋 do.do	655 bytes do File
🗋 defin.log	729 bytes log File
🗋 cds.lib	1 KB lib File
🗋 .simrc	2 KB simrc F
🗋 .ihdlParamFile	1 KB ihdlFi –
File <u>n</u> ame: streamOutLayermap	
Files of type: All Files (")	

Figure 76: Choose file for the "XStream Out".

Click "Translate".

ວເ	ream File	gpca40p_final.gds					
Te Lik	chnology orary	UofU_TechLib_ami	nU_TechLib_ami06				
Lik	orary	gpca40p					
То	p Level Cell(s)	gpca40p_final	oca40p_final				
Vi	ew(s)	layout	ayout				
C	Hide C	Options	Save Ten	nplate	Load Te	mplate	
itn	eamOut Option	S					
0	General C	Cells Fonts	Geometry	Layers	Libraries F	Properties	
_	_ Layer Name	Purpose Name	Stream Layer	Stream Datatype	Material Type	4	
1	nwell	drawing	42	0			
2	pwell	drawing	41	0			
3	nactive	drawing	43	0		Add Row	
4	pactive	drawing	43	0			
5	active	drawing	43	0			
6	nselect	drawing	45	0		Del Row	
7	pselect	drawing	44	0			
8	poly	drawing	46	0		7	
\leq						_	
۲.	ayer Map File						
			se Automatic Lay	er Mapping			
		ave As					

 ✓ Show Completion Message Box
 Translate
 Cancel
 Apply
 Reset All Fields
 Help

 Figure 77: "Translate" in "XStream Out" window of Virtuoso.

It should produce no error and the only warning is about "nodrc:drawing" (and a possible overwriting existing file warning).

Stream File		rtuoso (R	XStream Out			F ₂
Taabaalaau	apca40p final.d	ıds				
rechnology	UofU TechLib a	ami06				
Library Library	anca40n					
Ton Level Cell(s)	gpcatop					
View(s)	Javout					_
			- Townstate	(-1 	
Hide C	ptions	Sav	e Template	Loa	d Template	
treamOut Option	S					_
General	Jells Fons	s Geome	ry Layers	Libraries	Properties	
	Stre	am out tr	anslation com	plete	×	
L <u>c</u>						
1 nwell 🧿	INFO (XSTRM-	-234): Translatii	on completed. 'O' error	(s) and '2' warr	ning(s)	
	found.					
2 pwell						
	Do you wish to	view the log fi	le ?			
3 nacti	dd Row					
		Ye	s <u>N</u> o			
4 pacti						
5 active	drawing	43	0			
8 nselect	drawing	45	0		Del F	Row
7 pselect	drawing	44	0			_
	drawing	46	0		-	
e poly					1	
9 hold			/			
e poly Layer Map File						
Layer Map File		lles automatic	l			
Layer Map File	ave As	Use Automatic	: Layer Mapping			
Layer Map File	ave As	Use Automatio	: Layer Mapping			
Layer Map File	iave As	Use Automatio	: Layer Mapping			
Layer Map File	iave As)	Use Automatio	: Layer Mapping			
Layer Map File	iave As	Use Automatio	: Layer Mapping			
Layer Map File	iave As	Use Automatio	: Layer Mapping			
Layer Map File	Virtual Memory	Use Automatic	c Layer Mapping			

Figure 78: "Stream out translation complete" successful prompt.

Design Submission

In this section, the procedure for MOSIS submission with the MOSIS Educational Program (MEP) is given as a reference. More information is available in documents from MOSIS [37], and adapted from [38].

1) Fill in "MOSIS New Project Request Form":

Run Type: Shared IC Fabrication Run

Design Rules: Scalable CMOS

Technology: SCN3M_SUBM (if the second layer of poly is not used);

SCN3ME_SUBM (if the second layer of poly is used).

Design Name and Password

Export Control: Standard

Substrate: none

Needs Library Installation: No

IP Included: none

Fill Authorized: Yes

Foundry: On Semi

Intended Disposition: Research

Design Size X and Y: Size including pads

Pad Count: How many pads used in the design (including signals and power)

Quantity Packaged: 5

Package Name: Depends on the design

Rotation in Package: None

Bonding Diagram Supplier: MOSIS

Downbond Locations: None

Quantity Unpackaged: 0

2) Fill in "Fabricate Form":

Go to Project Request -> Fabricate

Layout Transfer Method: I will upload layout via secure web form (HTTPS)

Compression/Encryption: Uncompressed

Generate the checksum and Count for the GDS file (Figure 79)

Layout Status: Final

Layout Format: GDS

Top Structure: the name of the top-level (e.g. "simple")

[yudi@MBP112 virtuoso]\$cksum gpca40p_final.gds
2944778210 4214784 gpca40p_final.gds

Figure 79: Generating checksum with GNU cksum

Results

The array has been extended to 7 rows, which can achieve operations of bigger number. The result is summarized in Table 3. The design has been sent to MOSIS for fabrication.

Table 5. Summary of the 7-row extension						
Operation	Original	Extended				
Multiply	7 by 5	9 by 7				
Divide	7 by 4	9 by 6				
Square	5	7				
Square root	10	14				

Table 3. Summary of the 7-row extension
Conclusion

In this chapter, the original design of pipeline array with 5 rows is extended to 7 rows as a case study. By extending this array to 7 rows, one can have the arithmetic operations of increased number of bits. Although the extension up to 7 rows is discussed in this chapter, the procedure can be applied to any number of rows. We have to limit the number of rows so as to take into account the size of the chip to be developed. In addition, the VLSI implementation of such a design has been discussed and detailed procedure for the implementation is included. The design has been sent to MOSIS for fabrication. The chip will be tested once we get the fabricated chip back. The behavior Verilog code for this design is listed in the Appendix.

CHAPTER 3 DESIGN TO MEET TECHNICAL CONSTRAINS Introduction

The VLSI work flow is an iterative process, which introduces problem. For example, if a design itself turns out requiring too much resource such as area at the end of the physical design phase, the entire design are to be reset and start over again, which is time consuming. There is no way to mitigate this issue because the actual dimension of the design is only known after physical design. If a method is found, such that the resource requirement of the design is estimated based on the contains first, then starting the design with this estimated information in mind, the problem incurred by this design iteration is much mitigated or even eliminated if the estimation algorithm is accurate enough.

For the design of the pipeline array, traditionally at the specification phase, the designer picks up a number as the number of rows of the pipeline array, then continues the design process. Once the physical design phase is finished, the layout is checked to make sure that it's within constrains such as pin count and area. If the design cannot meet these contains, the designer then modifies the specification and start over again. For this VLSI implementation of the pipeline array, ideally the design can go infinitely large with infinite accuracy, but here are two technical constrains posed by MOSIS Educational Program: maximum pin count and chip area. According to the documents from MOSIS [30], the design should be within 1 tiny chip unit (TCU), which means the design should only contains 40 pins maximum and the area should be within 1500 µm by 1500 µm including pad frame (approximately 810000 µm2 of usable core area [24]).

In this chapter, an algorithm is devised, such that the pin count and the chip area of

the pipeline can be estimated based on the number of rows, which is introduced in the following section. The procedure for VLSI implementation of this design is also given.

Design

This algorithm is derived in the following way. 8 experimental designs of the pipeline array are conducted, with 1 to 8 rows respectively. The number of rows in these experimental designs is specifically chosen to be small enough to keep the complexity of the circuit low, so that they don't require much effort to design. Then data of the cost of these designs such as pin count and chip area are collected for further analysis to derive the estimation algorithm. These sample data are summarized Table 4 and illustrated in Figure 80 and Figure 81 respectively.

Number of rows	Pin count	chip area (µm²)	gate count (standard cell)
1	14	16330	22
2	22	48730	64
3	30	95515	127
4	38	154548	207
5	46	229781	304
6	54	314345	418
7	62	407462	558
8	70	524880	697

Table 4: Summary of resource requirement of pipeline array designs.





Based on this information, a statistic method called least squares [39] is used as the approach of cost estimation. The method of least squares is a way in regression analysis to the estimate solution of systems, so that the overall solution minimizes the sum of the squares of individual errors. The objective of least square is to adjust the parameters of a model function to best fit a data set.

For pin count estimation, linear least square are used to estimate pin counts. Given the sample data sets, the goal is to find the relationship of the pin count (y) and the number of rows (x) $y = a_0 + a_1 x$ such that it can best fit the sample data sets. The calculation begins by solving the linear equations below.

$$\begin{bmatrix} n & \sum_{i=1}^{n} x_i \\ \sum_{i=1}^{n} x_i & \sum_{i=1}^{n} x_i^2 \end{bmatrix} \begin{bmatrix} a_0 \\ a_1 \end{bmatrix} = \begin{bmatrix} \sum_{i=1}^{n} y_i \\ \sum_{i=1}^{n} x_i y_i \end{bmatrix}$$
(6)

After substituting the variables with the sample data sets shown in Table 4, the result is as follows.

$$\begin{bmatrix} a_0\\a_1 \end{bmatrix} = \begin{bmatrix} 6\\8 \end{bmatrix}$$
(7)

Hence the estimation function of the relationship of the pin count (y) and the number of rows (x) is given below.

$$y = 6 + 8x \tag{8}$$

For chip area estimation, quadratic least square are used to estimate chip area because area is a quadratic function of the number of rows. Given the sample data sets, the goal is to find the relationship of the chip area (y) and number of rows (x) $y = a_0 + a_1x + a_2x^2$ such that it can best fit the sample data sets. The calculation begins by solving the linear equations below.

$$\begin{bmatrix} n & \sum_{i=1}^{n} x_i & \sum_{i=1}^{n} x_i^2 \\ \sum_{i=1}^{n} x_i & \sum_{i=1}^{n} x_i^2 & \sum_{i=1}^{n} x_i^3 \\ \sum_{i=1}^{n} x_i^2 & \sum_{i=1}^{n} x_i^3 & \sum_{i=1}^{n} x_i^4 \end{bmatrix} \begin{bmatrix} a_0 \\ a_1 \\ a_2 \end{bmatrix} = \begin{bmatrix} \sum_{i=1}^{n} y_i \\ \sum_{i=1}^{n} x_i y_i \\ \sum_{i=1}^{n} x_i^2 y_i \end{bmatrix}$$
(9)

Then substitute the variables with the sample data sets shown in Table 4.

$$\begin{bmatrix} a_0\\ a_1\\ a_2 \end{bmatrix} = \begin{bmatrix} \frac{-247377}{56}\\ \frac{776511}{56}\\ \frac{364479}{56} \end{bmatrix}$$
(10)

Hence the estimation function of the relationship of the chip area (y) and the number of rows (x) is given below.

$$y = \frac{1}{56} \left(-247377 + 776511x + 364479x^2 \right) \tag{11}$$

Due to the limitations of the MOSIS Educational Program (MEP) [30] and the fabrication budget allotted, the VLSI implementation should be within 1 tiny chip unit (TCU), which means the design should only contains 40 pins maximum and the area should be within 1500 μ m by 1500 μ m including pad frame (approximately 900 μ m by 900 μ m of usable core area [24]). According to the estimation formula 11 substituting y equals 900 * 900:

$$900 * 900 = \frac{1}{56} (-247377 + 776511x + 364479x^2)$$
(12)

The positive root of the above equation equals 10.17, which estimates that the maximum number of rows allowed for this given area is 10.

To solve the excessive pin count issue, multiplexers are used in the design. As illustrated in Table 2, for each operation, not all inputs and outputs are used. Some inputs and outputs are either constant or "don't care", which are not needed to be connected externally. Only inputs and outputs for variable signals of data are needed to be connected. Based on this observation, the solution of designing to fit within 40 pins is devised, as

illustrated in Figure 82.

gpca40p dout[10..0] op[1..0] din0[9..0] din1[6..0] inst

Figure 82: Overview of the pipeline array implementation within 40 pins.

To achieve such an implementation, multiplexers are used as a wraparound between the original design and the pad frame, as illustrated in Figure 83. Based on what operation is to be performed indicated by signal "op", the multiplexers drives the original circuit to either constant signals or the desired signals of data inputs, as indicated in Table 2. These signals are ready to let the pipeline array circuit to operate correctly. Once the operation of the pipeline array is done, the results are selected by another set of multiplexers, to drive the data output pins. The operations of the new design are illustrated in Table 5.

The behavior Verilog code for this design is listed in the Appendix.



Figure 83: Logic diagram (partial) of the implementation within 40 pins.

	Input	Output		
Operation	ор	din0	din1	dout
Square	00	Р	don't care	S
Square Root	01	А	don't care	F
Multiplication	10	B = C	Р	S
Division	11	А	B=C	F

Table 5: Operations of the new implementation within 40 pins.

In order to make sure the circuit operates correctly as required, it's simulated in functional simulator and implemented on FPGA, to see if it ready meets the requirement. The functional simulator used here is called ModelSim by Mentor Graphics [40]. The functional simulation of this circuit is shown in Figure 84. In this simulation, all 4 operations (namely square, square root, multiplication and division) are tested with random data sets. According to the result shown in Figure 84, all the results of calculations done by this circuit are mathematically correct, hence the circuit functions exactly the same as required.

	square	square root	multiplication	division	
	of 9	of 256	of 64x17	of 30/5	
op	8	01	110		
din0	0	256	64	30	
din1			17	2	
dout		214	1000	10	
dout	81	16	1088	6	

Figure 84: Simulation result of the implementation within 40 pins.

A field-programmable gate array (FPGA) is an integrated circuit which can be configured flexibly by the designer, hence gaining the name "field-programmable" [41]. This functionality makes FPGA useful in the process of VLSI design. The circuit described here is implemented on FPGA for verification and validation before implementing in VLSI. Result of synthesis, place and route on FPGA with Altera Quartus II software [42] is shown in Figure 85 and Figure 86 respectively. Then the circuit is tested on the FPGA. Once the circuit is fully validated, it is ready to be implemented in VLSI.



Figure 85: Synthesis result of FPGA.



Figure 86: Place and route result (partial) on FPGA.

Implementation

In this section, a step-by-step procedure for VLSI digital design is given, for the 40-pin implementation of the pipeline array.

There are many fabrication technologies available nowadays, from various fabrication facilities such as GlobalFoundries and TSMC, in technologies such as 14 nm, 28 nm, 40 nm, 65 nm, 0.13 µm and 0.18 µm and so on [30]. Since we use the MOSIS Educational Program (MEP) for free fabrication service, which limits us to use the ON Semi 0.50 µm CMOS (C5N) technology [30], C5N is used in this procedure. However, the general procedure is the same for other technologies. There are many computer aided design (CAD) software available for VLSI design, such as Cadence and Synopsys. This procedure uses Cadence Encounter Digital Implementation Systems 14.00, Cadence Virtuoso Design Environment 6.15 along with NCSU CDK 1.6.0 [21], UofU Technology Library and UofU Standard Cell Library [24].

This procedure consists of 3 parts, each of which represents one major step for the VLSI design. They are logic synthesis, place and route and chip assembly respectively, which are introduced for the rest of this section. In the end, the procedure for MOSIS submission is given.

Logic Synthesis

In digital logic design, logic synthesis is a procedure by which a behavior-level HDL code describing the function of a circuit, is turned into a gate-level netlist which describes the implementation of a design in terms of logic gates, typically using a computer program called a synthesis tool.

In this subsection, a procedure for synthesis is given. For the concision of this procedure, the exact meanings of commands are not further explained. These commands are covered by the official manuals [31]. There are other alternative RTL synthesizers available as well, such as Design Compile7r by Synopsys. If tools other than what's described here are used, it's advised to refer to their respective manuals. The detailed procedure and codes used are included in [32].

- 1) Tools: Cadence Encounter RTL Compiler
- 2) Prerequisites before This Step:

Behavior Verilog Code (e.g. "simple.v")

Tcl Script for RC Compiler ("rc.cmd", given in Appendix)

NCSU CDK Library ("ncsu-cdk-1.7.0.beta/")

UofU Technology Library ("UofU_TechLib_ami06/")

UofU Standard Cell Library ("UofU_Digital_v1_2/")

3) Destination Files Generated After This Step:

Netlist Verilog Code ("nl.v")

4) Steps:

a) Modify rc.cmd based on the requirement (as shown in Figure 87).

Line 3: Change UofU standard cell library path to where it's installed.

Line 7: Change "gpca40p.v" to the file name of Verilog code (e.g. "simple.v").

Line 8: Change "gpca40p" to the top-level entity name (e.g. "simple").

1	<pre>set attribute hdl_search_path {./}</pre>
2	<pre>set attribute lib search path {./}</pre>
3	<pre>set_attribute library [list /opt/cds/lib/UofU_Digital_v1_2/UofU_Digital_v1_2.lib]</pre>
4	set_attribute information_level 6
5	set_attribute ungroup true
6	<pre>set_attribute write_vlog_unconnected_port_style none</pre>
7	read_hdl -v2001 gpca40p.v
8	elaborate gpca40p
9	synthesize -to_mapped
10	write_hdl -mapped > nl.v
11	

Figure 87: rc.cmd.

b) Run

\$ rc -files rc.cmd

c) Check the result (Figure 88)

In the end, a netlist file called "nl.v" (Figure 89) is generated containing information which will be used later for place and route.

If everything goes smooth as above, continue to the next step. If anything goes wrong,

fix it first before continuing further.

Incremental optimization	status				
Operation	Total Area	Worst - Weighted Neg Slk	- DRC To Max Cap	otals Max Fanout	
init_iopt	80	0	0	0	
Incremental optimization	status (pre-loop)			
	=======	Worst -	- DRC To	tals	
Operation	Total	Weighted	Max	Max	
	Area	Neg Stk			
<pre>simp_cc_inputs</pre>	62	Θ	Θ	Θ	
Incremental optimization	status				
		Worst -	- DRC To	tals	
Operation	Total	Weighted	Max	Max	
operation	Area	Neg Stk			
init_delay	62	0	0	0	
init_drc	62 62	0	0	0	
io_phase	60	0	0	0	
Incremental optimization	status				
	======	Worst -	- DRC To	tals	
	Total	Weighted	Max	Max	
Operation	Area	Neg Slk	Cap	Fanout	
init_delay	60	0	0	0	
init_drc	60	0	Θ	0	
init_area	60	0	Θ	Θ	
Done mapping simple Synthesis succeeded.					
Normal exit.					
[yudi@MBP112 rc]\$					

Figure 88: Synthesis summary generated by RC Compiler.

```
[yudi@MBP112 rc]$cat nl.v
// Generated by Cadence Encounter(R) RTL Compiler v12.10-p006 1
// Verification Directory fv/simple
module simple(clk, in0, in1, out_r);
  input clk;
  input [1:0] in0, in1;
  output [1:0] out_r;
  wire clk;
  wire [1:0] in0, in1;
  wire [1:0] out r;
  wire n_1, n_19, n_20, n_21;
  DCX1 \out_r_reg[1] (.CLR (1'b1), .CLK (clk), .D (n_21), .Q
        (out_r[1]));
  DCX1 \out_r_reg[0] (.CLR (1'b1), .CLK (clk), .D (n_20), .Q
        (out_r[0]));
  NOR2X1 g214(.A (in1[0]), .B (in0[0]), .Y (n_1));
  NAND2X1 g2(.A (n_19), .B (n_1), .Y (n_20));
XNOR2X1 g3(.A (in1[1]), .B (in0[1]), .Y (n_19));
  AND3X1 g219(.A (in0[1]), .B (in1[1]), .C (n_1), .Y (n_21));
endmodule
```

Figure 89: Synthesis summary generated by RC Compiler.

Place and Route

"Place and route" is a stage in the process of VLSI design, in which the location to place all the logic elements within a generally limited amount of space and the way of all the wires needed to connect the logic elements are decided.

In this section, a procedure for "place and route" is given. For the brevity of this procedure, the exact meanings of commands are not further explained. These commands are covered by the official manuals [33]. If the reader is interested in using GUI commands instead of TCL scripts, please refer to EDI System Menu Reference [34] and textbooks [24] for more information. The detailed procedure and codes used are included in [32].

- 1) Tools: Cadence Encounter RTL-to-GDSII System
- 2) Prerequisites before This Step:

Netlist Verilog Code ("nl.v" from the last step)

Tcl Script for RC Compiler ("encounter.cmd", given in Appendix)

Tcl Script for Multi-Mode Multi-Corner ("mmmc.tcl", given in Appendix)

Synopsys Design Constraints ("typical.sdc", given in Appendix)

NCSU CDK Library ("ncsu-cdk-1.7.0.beta/")

UofU Technology Library ("UofU_TechLib_ami06/")

UofU Standard Cell Library ("UofU_Digital_v1_2/")

3) Destination Files Generated After This Step:

Optimized Netlist Verilog Code ("nlopt.v")

Design Exchange Format (DEF) File (e.g. "simple.def")

4) Steps:

a) Modify Tcl Script for RC Compiler ("encounter.cmd", Figure 90)

Line 10, 24: May change UofU standard cell library path to where it's installed

Line 13, 99: Change "gpca40p" to the top-level entity name (e.g. "simple")

10 set init lef file /opt/cds/lib/UofU Digital v1 2/UofU Digital v1 2.lef
11 set lsg0CPGainMult 1.000000
<pre>12 set init_verilog nl.v</pre>
<pre>13 set init_top_cell gpca40p</pre>
14 create_rc_corner -name typical \
15 -preRoute_res {1.0} \
<pre>16 -preRoute_cap {1.0} \</pre>
17 -preRoute_clkres {0.0} \
18 -preRoute_clkcap {0.0} \
19 -postRoute_res {1.0} \
20 -postRoute_cap {1.0} \
<pre>21 -postRoute_xcap {1.0} \</pre>
22 -postRoute_clkres {0.0} \
<pre>23 -postRoute_clkcap {0.0}</pre>
<pre>24 create_library_set -name typical -timing {/opt/cds/lib/UofU_Digital_v1_2/UofU_Digital_v1_2.lib}</pre>
<pre>25 create_constraint_mode -name typical -sdc_files {typical.sdc}</pre>
<pre>26 create_delay_corner -name typical -library_set {typical} -rc_corner {typical}</pre>
27 create_analysis_view -name typical -constraint_mode {typical} -delay_corner {typical}
<pre>28 set_analysis_view -setup {typical} -hold {typical}</pre>
29 init design

Figure 90: encounter.cmd.

b) Modify Tcl Script for Multi-Mode Multi-Corner ("mmmc.tcl", Figure 91)

Line 11: May change UofU standard cell library path to where it's installed



Figure 91: mmmc.tcl.

c) Run

\$ encounter -init encounter.cmd

d) Check the result

It should run all the way to the final step without any errors if the above steps are

followed correctly, as shown in Figure 92 and Figure 93. In the end, a DEF file (e.g. "simple.def") for the chip layout (without pad frame) as well as a netlist file called "nlopt.v" is generated.

Figure 92: Final view in Encounter.

```
******* End: VERIFY CONNECTIVITY *******
Verification Complete : 0 Viols. 0 Wrngs.
(CPU Time: 0:00:00.0 MEM: 0.000M)
   *** Starting Verify Geometry (MEM: 695.7) ***
    VERIFY GEOMETRY ..... Starting Verification
VERIFY GEOMETRY ..... Initializing
VERIFY GEOMETRY ..... Deleting Existing Violations
VERIFY GEOMETRY ..... Creating Sub-Areas
bin cizo: 0600
VERITY GEOMETRY ...... bin size: 9600
VERIFY GEOMETRY ...... SubArea : 1 of 1
**WARN: (ENCVFG-47): Pin of Cell FILLER_6 at (31.650, 55.800), (33.150, 58.200) on Layer met
all is not connected to any net. Use globalNetConnect or GUI Power->Connect Global Nets to spec
ify global net connection rules properly.
VERIFY GEOMETRY ..... Cells : 0 Viols.
VERIFY GEOMETRY ..... SameNet : 0 Viols.
VERIFY GEOMETRY ..... Wiring : 0 Viols.
VERIFY GEOMETRY ..... Antenna : 0 Viols.
VERIFY GEOMETRY ..... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 1.00
Provine Summa Entert
Begin Summary ...
Cells : 0
     SameNet
    Wiring
     Antenna
                             : 0
                             : 0
     Short
    0verlap
                             : 0
End Summary
    Verification Complete : 0 Viols. 0 Wrngs.
  **********End: VERIFY GEOMETRY*********
   *** verify geometry (CPU: 0:00:00.0 MEM: 1.0M)
```

Figure 93: DRC report generated by Encounter.

Chip Assembly

As a requirement by AMI05 technology [35], design should be submitted along with pad frame. This section gives the procedure to assemble the pad frame with the chip. For the brevity of this procedure, the exact meanings of commands are not further explained. These commands are covered by the official manuals [36]. Materials such as textbooks [24] also have many useful information for reference. The detailed procedure and codes used are included in [32].

1) Tools:

Cadence Virtuoso Design Environment

2) Prerequisites before this step:

Optimized Netlist Verilog Code ("nlopt.v" from last step)

DEF File (e.g. "simple.def" from last step)

NCSU CDK Library ("ncsu-cdk-1.7.0.beta/")

UofU Technology Library ("UofU_TechLib_ami06/")

UofU Standard Cell Library ("UofU_Digital_v1_2/")

3) Destination Files Generated After This Step:

GDSII Stream File (e.g. "simple_final.gds")

4) Steps:

a) Launch Cadence Virtuoso Design Environment

\$ virtuoso

b) Create New Library (Figure 94 to Figure 97)

- Lib	rary Manager: Dire	ectorydi/Project/cds/simple/virt	uoso – 🖉 ×
<u>File</u> dit <u>V</u> iew <u>D</u> esign Manager	<u>H</u> elp		cādence
<u>New</u> ► <u>Oper</u> Ctrl+O Open (<u>R</u> ead-Only) Ctrl+R G Open Wit <u>h</u>	Library		View
<u>L</u> oad Defaults <u>S</u> ave Defaults	_		
Open Shell Window Ctrl+P	_		
E <u>x</u> it Ctrl+X			
NCSU_TechLib_tsmc03d NCSU_TechLib_tsmc04_4M2P UorU_Analog_Parts UorU_Digital_v1_2 UorU_Pads UorU_TechLib_ami06 basic cdsDefTechLib			
Messages			
Log file is "/home/yudi/Project/cds/s	simple/virtuoso/libManager.lo	g".	
New Library			

Figure 94: Create New Library with Virtuoso.

🝷 New Library دم	<
Library	
Name gpca40p	
Directory 🔄t/cds/gpca40p_mux/cds/virtuoso/ 🔽 🧔 🖆 🏢 🏢	
Image: Constraint of the section of the sectin of the section of the section of the section of the section of	
File type: Directories	
Design Manager)
Use NONE	
Use No DM	
OK Apply Cancel Help	-

Figure 95: "New Library" window of Virtuoso.



Figure 96: "Technology File for New Library" window of Virtuoso.

🝷 Attach Libra	ry to Technology Library 🗗 🗙
New Library	simple
Technology Library	NCSU_TechLib_tsmc03 A NCSU_TechLib_tsmc03d NCSU_TechLib_tsmc04_4M2P UofU_TechLib_ami06 basic addressed cdsDefTechLib
	OK Cancel Apply Help

Figure 97: "Technology File for New Library" window of Virtuoso.

c) Import Optimized Netlist Verilog Code ("nlopt.v" from last step) and DEF File (e.g. "simple.def" from last step). As shown in Figure 98 to Figure 102.

-		Virtuoso® (6.1.5 - Log: /home/yudi/CDS.log	– _K a ×
E	<u>ile T</u> ools <u>O</u> ptions	<u>H</u> elp		cādence
	New			<
	<u>o</u> pen Import •			
1	<u>E</u> xport • Re <u>f</u> resh	Verilog		
4-	Make <u>R</u> ead Only	V <u>H</u> DL N . Spice	M:	R: 1
1	<u>B</u> ookmarks •	<u>D</u> EF		

Figure 98: Import netlist with Virtuoso.

	Veri	log In		r _× ×		
Import Options Glob	al Net Options	Schematic	Generation C	ptions		
File Filter Name						
libManager.log libManager.log.cdslc} nlopt.v simple.def simple/ streamOutLayermap /home/yudi/Project/c	libManager.log.cdslck nlopt.v simple.def simple/ streamOutLayermap					
Target Library Name	simple			Browse		
Reference Libraries	VofV_Digita	l_v1_2 basic				
Verilog Files To Import			Add			
-f Options				Add		
-v Options	fV_Digital_	v1_2/VofV_Digi	tal_v1_2.v	Add		
-y Options				Add		
Library Extension						
Library Pre-Compilation	Options					
HDL View Name hdl Target Compile Library Name Compile Verilog Library Only						
Ignore Modules File				Add		
Import Modules File				Add		
import Structural Modules	As schemati	с				
- Structural View Names			-			
Schematic schemat	ic	Netlist	netlist			
Functional function	nal	Symbol	symbol			
Log File ./veril	ogIn. log	Work Area	/tmp			
Name Map Table ./verilogIn.map.table						
Overwrite Existing Views						
Overwrite Symbol Views	None		-			
Verilog Cell Modules 💿 Create Symbol Only 🔾 Import 🔾 Import As Functional						
OK Cancel Defaults Apply Load Save Help						

Figure 99: "Verilog In" window of Virtuoso.

•	Virtuoso® (6.1.5 - Log: /home/yudi/CDS.log	- e ^a ×
<u>File T</u> ools <u>O</u> ptions <u>I</u>	Help		cādence
<u>N</u> ew	cellview reques	t for library "simple".	<u>^</u>
<u>O</u> pen			
_Import >			
L <u>–</u> <u>E</u> xport →	EDIF200		<u> </u>
Refresh	Verilo <u>g</u>		
Make <u>R</u> ead Only	V <u>H</u> DL		<u></u>
Bookmorke b	<u>S</u> pice	M:	R:
1 BOOKMARKS	DEF.		

Figure 100: Import DEF with Virtuoso.

🝷 Virtuoso(R) DEF In 🛛 📽 🗙				
DEFIn File Name	gpca40p.def			
Target Library Name	gpca40p			
Ref. Technology Libraries				
Create a module hierarchy	Create a module hierarchy from hierarchical names 🛛 🔲 Share Library 🗔			
New Library				
Technology From L	ibrary			
Target Cell Name	gpca40p			
Target View Name	layout			
Component View List				
Master Library List				
Overwrite Design	Create CustomVias only			
Log File Name				
🔾 Use Template File 💿	Use GUI Fields			
Template File Name				
Save Template File Name	Save			
Comment Char				
Pin Purpose				
Do not create any routing data.				
Layer Map File Name				
	Cancel Defaults Apply Help			

Figure 101: "DEF In" window of Virtuoso.



Figure 102: "DEF In" successful translation prompt.

Once both layouts (from DEF) and schematic (from netlist in this section) are generated, DRC, Extract and LVS should be performed, as shown in Figure 103 to 111.



Figure 103: Start DRC from Virtuoso Layout Suite.

-	DRC ⊮" ×
Checking Method 💿 flat	○ hierarchical ○ hier w/o optimization
Checking Limit 💿 full Coordin	◯ incremental ◯ by area nate
Switch Names	Set Switches
Run-Specific Command File	
Inclusion Limit	1000 Limit Rule Errors 🔲 0
Join Nets With Same Name	Limit Run Errors 0
Echo Commands	⊻
Rules File	divaDRC.rul
Rules Library	⊻ U_TechLib_ami06
Machine	● local ⊖ remote Machine
Ignore Missing Cell Masters	
	Cancel Defaults Apply Help

Figure 104: "DRC" window of Virtuoso.

virtuoso® 6.1.5 - Log: /إome/yudi/CDS.log	- e ^s ×
Eile Tools Options Help	cādence
CPU TIME = 00:00:00 TOTAL TIME = 00:00:00 ********* Summary of rule violations for cell "simple layout" ********* Total errors found: 0	
mouse L: showClickInfo() _leiLMBPress() M: setDRCForm()	R: _IxHiMousePopUp()
1 >	

Figure 105: Report of successful DRC.



Figure 106: Start Extract from Virtuoso Layout Suite.

•	Extractor 🛃 🛃
Extract Method 💿 fla	t \bigcirc macro cell \bigcirc full hier \bigcirc incremental hier
View Names Extracted	extracted Excell
Switch Names	Set Switches
Run-Specific Command File	
Inclusion Limit	1000 Limit Rule Errors 🔲 0
Join Nets With Same Name	Limit Run Errors
Echo Commands	⊻
Rules File	divaEXT.rul
Rules Library Machine	 ✓ U_TechLib_ami06 e local ○ remote Machine
Ignore Missing Cell Masters	
	OK Cancel Defaults Apply Help

Figure 107: "Extractor" window of Virtuoso.

✓ Virtuoso® 6.1	.5 - Log: /home/yudi/Cl	⊃S.log – ₌* ×
<u>F</u> ile <u>T</u> ools <u>O</u> ptions <u>H</u> elp		cādence
Total errors found: O		
saving rep simple/simple/extracted Getting layout propert bagGetting layou	t propert bag	9
<u><</u> [
K		
mouse L: showClickInfo() _leiLMBPress()	M: setExtForm()	R: _I×HiMousePopUp()
1 >		

Figure 108: Report of successful Extract.



Figure 109: Start LVS from Virtuoso Layout Suite.

 Artist LVS – x[*] > 		
Commands Help cāden (
Run Directory	LVS	Browse
Create Netlist Library	✓ schematic ✓ simple sin	extracted
Cell	simple sim	nple
View	schematic ext	cracted
	Browse Sel by Cursor B	rowse Sel by Cursor
Rules File	divaLVS.rul	Browse
Rules Library	✓ UofU_TechLib_ami06	
LVS Options	✓ Rewiring □ C	evice Fixing
Correspondence	File Lvs_corr_file	Create
Switch Names		
Priority 0	Run background 🔽	
Run Output Error Display Monitor Info		
Backannotate Parasitic Probe Build Analog Build Mixed		
4		

Figure 110: "Artist LVS" window of Virtuoso.



Figure 111: "Artist LVS" successful LVS prompt.
 Library Manager 	: Directorydi/Project/cds/simple/virtuoso	- e ⁿ ×
<u>File E</u> dit <u>V</u> iew <u>D</u> esign Manager <u>H</u> elp		cādence
Show Categories Show Files UofU_Pads NCSU_Analog_Parts NCSU_TechLib_ami06 NCSU_TechLib_ami06 NCSU_TechLib_ismc02 NCSU_TechLib_tsmc02 NCSU_TechLib_tsmc03d NCSU_TechLib_tsmc03d NCSU_TechLib_tsmc03d NCSU_TechLib_tsmc04_4M2P UofU_Analog_Parts UofU_Digital_v1_2 UofU_Pads UofU_Digital_v1_2 UofU_Pads UofU_TechLib_ami06 basic cdsDefTechLib simple	Cell View Frame Copy Ctrl+C Frame Benome Ctrl+Shift+R Frame Delete Ctrl+Shift+R Frame Delete Ctrl+Shift+D Frame Properties Update Thumbnails pad_b Properties Check [n pad_ir Check [n Check Qut pad_c Check Qut Cancel Checkout pad_bo Show Ejle Status Sugmit	A Lock Size tracted 4.8M 4.8M 191 191 191
Messages Log file is "/home/yudi/Project/cds/simple/virtuoso/libMar Created new library "simple" at /home/yudi/Project/cds/si Checking rename library for access locks. Deleteting 1 library. Deleted library "simple". Deleted library "simple". Deleted library 'simple". Deleted library 'simple". Created new library "simple" at /home/yudi/Project/cds/si	nager.log". imple/virtuoso/simple. ied. imple/virtuoso/simple.	
Сору		1

d) Customize Pad Frame (Figure 112 to 132)

Figure 112: Copy pad frame in Virtuoso.

-		Copy Cell	⊾ _¥ ×
From —			
Library	UofU_Pads		
Cell	Frame1_38		-
			_
Library	simple		-
Cell	Frame1_38	Ī	
Options			_
Copy	y Hierarchical		
~	Skip Libraries	NCSU_TechLib_tsmc03d NCSU_TechLib_tsmc04_4M2P UofU_Analog_Parts UofU_Digital_v1_2 UofU_TechLib_ami06 basic	
	Exact Hierarchy	cdsDefTechLib simple	$\overline{\nabla}$
	Extra Views		
🗹 Cop	y All Views		
	Views To Copy	nalog_extracted extracted layout schem	atic
🔲 Upda	ate Instances:	Of Entire Library	
Datab	ase Integrity		
Be	e-reference custom	ViaDefs	
	neck existence in t	echnology database	
		services, and and	
🗌 Add	To Category	Cells ×	
ОК	Apply	Cancel	lelp

Figure 113: "Copy Cell" window of Virtuoso.

- Virtua	oso® Sch	ematic	: Edit	or L	Editir	ng:	sim	ple F	rame	1_3	8 sch	nemat	ic			- e ⁿ	×
<u>L</u> aunch <u>F</u> ile <u>E</u> dit <u>V</u> iew <u>C</u>	<u>reate</u> Chec <u>k</u>	. O <u>p</u> tions	<u>M</u> igrat	te <u>W</u> in	dow N	ICSU	<u>H</u> elp)							ca	i d e n	ce
🗅 🗁 🛃 🖯 💠	0	× 🛈	T⁄ 🛛	i 5	¢	12	• T	T		Q	۹ [£	1 <mark>6</mark> 1	1	abc	- (1
	/orkspace: Ba	sic			1 🗟		N 2 •	ר 🖧	\$ -B	T ₃		Q 8	earch			•	
Navigator ? 🗗 🗙																	
🍸 Default 🛛 🧧 📖	•••			•	•	•				• -	7=a'na	•					
🔍 Search 🔽 🗸					15	14 1	13 12	2 11	1Ø 9	8	76						
Name 🛆 🛆	• •			•	•	•		 		 	GND						
🖶 陓 18 (pad_gnd)				•	•	•	•	•	•	Ļ	•						
⊕ [21 (pad_vdd)			27										79				
	• •		• ₂₈	•		•						•	78				
			20										77				
	• •		,20 70	•		•						•					
🧑 I5 (pad_nc)													/6				
	• •	·	•31	•	•	•	+	•	•	•	•	•	75	•	•	•	
🥘 I10 (pad_nc)		•	.32		•	•						_					
													73				
0 I13 (pad_nc)			.34	•	•	•							72				
	5		35										71				
	4 . .		·36	•		•						•	ŻØ				
			37										69				
	• •		••••	•	•	•	•	•	•	•	•	_ <u>L∙</u>	¥~				
				•	•	•	·		•		VOB +	•					
					49 5	5Ø 5	51 52	2 53	54 55	56	57 58						
	• •			•		•				5 7	7=vdd						U
	\leq													_			
mouse L: showClickInfo()				M:	schHi∖	1ouse	ePopU	p()						R: sch	nHiMou	sePopl	Jb()

Figure 114: Initial schematic view of the pad frame.

Modify the used pads in the pad frame (both schematic and layout), from "pad_nc" to "pad_in" or "pad_out".



Figure 115: Add input pads in schematic.

🝷 Virtuoso® Sche	matio	: Edi	tor)	KL E	diting	ı: sim	nple F	rame	1_38 :	schei	matio	c Conf	ig: s	simple	Frame	1_38 p	o − * ×
Launch <u>F</u> ile <u>E</u> dit <u>V</u> iew	<u>C</u> reate	Che	c <u>k</u> Oţ	<u>o</u> tions	<u>M</u> igrat	e <u>W</u> ind	dow No	CSU <u>H</u> e	Ip							c	ādence
	₽ 0		×		T⁄ 🖪	- ^	¢,	12 - 1	Г [*] Т [*]		Q	۹ 🕅		51	1. 📩	-	
	Worksp	oace: 🛛	Constra	aints			1 🗠		⊐ <u>k</u> ; 1(6 - R	$\mathbf{T}_{\mathcal{J}}$		Q , S	earch		-	
Navigator ? 🗗	×												$ \land $	Const	raint Mana	ager	? 🗗 🗙
Y Default														-	😑 🗕 📴	i 🔺 🔨	🔊 »
Search	•													Editing	constraint		
	Î													Show:	Y All	_ 🙉 1	
														눧 Fra	me1_38 (I	D)	'X
@ I10 (pad_nc)									•7=	=gnd							
@ I11 (pad_nc) @ I12 (pad_nc)					15 14	13 1	2 11	10 9	87	76							
@ I13 (pad_nc) @ I14 (pad_nc)							Ţ		GNI	D				v pir	nassi	so) - \	/ − ⊮ ^π ×
0 I15 (pad_nc)	=	•			•	÷	11	•	•	•		•		input	ts:	, .	
		27	•		_							/9		clk in0~()~	11 54	
		28			•		Sele	ect Ma	aster		⊾, ×	78		in0<	l>	53	
		,29 30	•		Lil	brary:	UofU_Pa	ıds			~	76		in1<)>	52 55	
@ 123 (pad_in)		+31	•		Ce	ell:	pad_out				*	70		1111~.		55	
[125 (pad_nc)		32			Vi	ew:	symbol				-	,3	=	outpu	uts:	72	
		•	L						OF	<) (Ci	ancel	· 73		out_	~0> ~<1>	12	
		.34										72					
		35										71		~			
[] 132 (pad_nc)		. 36	•								•	70		~			
Property Editor ?	×	.37	•				n ń				•	<u></u> 69	U	~			
instance All		•	•				1 1	1.1	+ \/B	vn +		+	U	~~~~			
E InterfaceLa Mon Apri partName pad_nc	14			L 2	19 5Ø	51.5	2 53	54 55	56 5	7 58				~ ~			
 	- 11								57=	=vdd				~			
Master s pad no s Origin (various)	svr													~ ~			
														~			
														<ten< td=""><td></td><td>11,0</td><td>)-1 All</td></ten<>		11,0)-1 All
													\cup				
100																	
mouse L: showClickInfo()	کے ا		_	_	_		M: scł	nHiMous	ePopUp()	_			[])	R:	schHiMa	usePopUp()
4(16) >																	Cmd: Sel: 2

Figure 116: Add output pads in schematic.



Figure 117: Add input pads in layout.



Figure 118: Add output pads in layout.

Add pins to pad frame (both schematic and layout). The pad frame works like a wraparound. The external pins of the pad frame (e.g. "Frame1_38") have the same name as the chip layout (e.g. "gpca40p"), and the internal pins of the pad frame connecting the chip layout use original names affixed by "_i" (Hence e.g. "clk" becomes "clk_i.) This procedure is shown in Figure 119 to Figure 132.

,∗ ×	👻 Virtuoso® S	Schema	tic Edi	tor XL	Editing	: simp	ole Fra	ame1_	38 sc	hemat	tic C	onfig: :	simple	Frame1_3	8 pl -	* ×
ence	<u>L</u> aunch <u>F</u> ile <u>E</u> dit	<u>V</u> iew <u>C</u> re	ate Che	c <u>k</u> O <u>p</u> tion	s <u>M</u> igrate	e <u>W</u> indo	w NCS	SU <u>H</u> elp							cāde	nce
				× 0	Ta 🛤	ിക	<i>⇔ ∈</i>	l - m [*]	T	0 0	۲	R	t 1	abc 👝	F	
			kanaga (Constraints					• • 1.	T			o •			
: »			Kopace. C	Constraints		N 49		- <u>-</u>	13 143	1/2 1	3 🖽 3		earch			2 -
	Navigator											\geq	Lons	traint Manager		
	T Denaunt							•				•		⊨ 🕈 🖷 🕇	🖌 🔊	*
	Search Nome												Editing	constraint		
	I21 (pad_vdd)							•				•	snow:	Y All		
													Fr	Type (0) 🔤 🕌 ame1 38 (0)	🍐 📙 🖌 🖌	
													_	uner_56 (6) .	•	
	- 0 125 (pad_nc)							•								
	0 127 (pad_in)															
								•	7=gric	•		•				
	130 (pad_nc)				15 14	13 12	1 10	98	76							
	(2) 131 (pad_nc)		·	····		î	1		GND		·					
	133 (pad_ou)					<u> </u>	TH .	•	· ·							
	(2) 134 (pad_nc)	=	27								79					
🝷 pina	assiso) - V -	ъ. ×	•28	• •				•		•	78	•				
clk	11		29								77					
1n0<0	> 54		30	F.				•		•	· 76	•				
in1<0;	> 52		+31							•	75					
in1<1:	> 55		30									=				
ovtor			+	L				•				•				
out r	<0> 73		34								72					
out_r•	<1> 12		+U-T	· ·	•	•	•	•	·	•		•				
inton				<u>.</u> .						•	/ •*~					
interi	net outputs: 11		36								70					
in0_i	<0> 54	Ū.	,37			• <mark> </mark>	h h	• <mark>1</mark> •		•	69	•				
in0_i	<1> 53					Ť	t t	T								
inl_i	<0> 52 <1> 55				•				VDD +			•				
	1, 33				49 50 !	51.5 <u>2</u>	55 54	-545-56 •	5758 - :							
inter	nal inputs:							5	/=vdd							
out_r	_i<0> 73 i<1□ 12							•				•				
out_i	_1<12 12															
~								•				•				
~								• •								
VI	SUAL BL21,10	Bot														
								•				•				
												\cup				
			-	• •	•	•	•		•	•	•					
ορίμοΩ	mouse L: showClickl	nfo()				_	M: schH	liMouseP	on∐n∩				[])	R: sch	HiMousePo	ոՍոՈ
Cmd:	4(16) >					_			-1-940						Cmd: S	el: 0

Figure 119: Add pins to the pad frame in schematic.



Figure 120: Add pins to the pad frame schematic (detailed view).

Same for the layout by tapping the ports with pins

-	Create Shape Pin 🛛 🛃 🕺 🕹						
Connectivity	🖲 strong 🔾 weak						
Terminal Names	n0<0> in0<1> in1<0> in1<1> Physical Only ⊻						
Keep First Name X Pitch 0 Y Pitch 0							
Display Terminal Name Display Terminal Name Option							
Create as ROD Object							
Name	rect0						
Mode	💿 rectangle 🔾 dot 🔾 polygon 🔾 circle 🔾 auto pin						
I/О Туре	💿 input 🔾 output 🔾 inputOutput 🔾 switch						
	🔾 jumper 🔾 unused 🔾 tristate						
Snap Mode	orthogonal 🧧						
Access Direction	🗹 Top 🗹 Bottom 🗹 Left 🗹 Right						
	🗹 Any 🔲 None						
	Hide Cancel Help						

Figure 121: "Create Shape Pin" Window of Virtuoso.



Figure 122: Add pins to the pad frame layout (detailed view).



DRC, Extract, LVS to make sure no rule is violated.

Figure 123: Start DRC from Virtuoso Layout Suite.

✓ Virtuoso® 6.1.5 ⊾og: /home/yudi/CDS.log	- e* ×
Elle Iools Options Help	cādence
executing: saveDerived(geomAndNot(ca metall) errMesg)	<u>_</u>
executing: drc(viaEdge (width < (lambda * 2.0)) errNesg)	
drc(viaEdge (sep < (lambda + 3.0)) errMesg) erreuting, $drc(via (area) \cdot ((lambda + 2.0) + (lambda + 0.1 + (lambda + 0.1)))$	
executing: drc(wistlifde visitidge (enc < (lambda - 2.0)) + (lambda - 2.1)) + (lambd	
executing: saveDerived(geonAndNot(via metal1) errNesg)	
executing: drc(metal2Edge (width < (lambda * 3.0)) errHesg)	
arc(metal2Eage (sep < (Lambda * 3.0)) errnesg) drc(metal2Eage (sep < (Lambda * 3.0)) errnesg)	
executing: drc(metal2Edge viaEdge (enc < (lambda * 1.0)) errHesq)	
executing: saveDerived(geomAndNot(via metal2) errNesg)	
executing: BondingGlass = geomInside(glass pad)	
Projectass = geonutsine(glass pad)	
executing: BondingPad = geomAndNot(geomSize(BondingGlass 6.0) geomHoles(BondingGlass))	8
executing: ProbePad = geomAndNot(geomSize(ProbeGlass 6.0) geomHoles(ProbeGlass))	
executing: Pad = geon0:(BondingPad ProbePad)	
	0
Imouse L: mouseSubSelectPt() M:	R
1 >	

Figure 124: Report of successful DRC.



Figure 125: Start Extract from Virtuoso Layout Suite.

· V	irtuoso® 6.1.5 - Log: /home/yudi/CDS.log	- e* ×
Eile Tools Options Help		cādence
executing: saveInterconnect((plyRes "res_id")) executing saveInterconnect((sleaf)first "res_id")) executing saveInterconnect((sleaf)first "res_id")) executing saveInterconnect(sleaf)first "res_id") executing saveIntervel(statil "ret)" cell_view) executing saveIntrvel(statil "ret)" cell_view) executing saveIntrvel(statil "ret]" cell_view) executing saveIntrvel(statil "ret]" cell_view) executing saveIntrvel(statil "ret]" cell_view) Extraction stated The Nov 10 22:57.14 2015 ccompleted The Nov 10 22:57.14 2015 cPU TIME = 00:00:04 TOTAL TIME = 00:00:04 "Total errors found: 0 saving rep simple/Frame1_38/extracted Octting layout propert bagGetting layout propert bag		
	ilii	
Imouse L: showClickInfo() _leiLMBPress()	M: ivHIExtract()	R: _IXHIMousePopUp()





Figure 127: Start LVS from Virtuoso Layout Suite.

•	Artist LVS		- e ⁿ ×				
Commands <u>H</u> e	lp	A.	cādence				
Run Directory	LVS		Browse				
Create Netlist Library	✓ schematic simple	✓ extracted simple					
Cell	Frame1_38	Frame1_38					
View	schematic	extracted					
	Browse Sel by Cursor	Browse	el by Cursor				
Rules File	divaL∀S.rul		Browse				
Rules Library	☑ VofV_TechLib_ami06						
LVS Options	✓ Rewiring □ Create Cross Reference	🔲 Device Fixir ⊻ Terminals	ng				
Correspondence	File 🔲 imple/virtuoso/	lvs_corr_file	e Create				
Switch Names							
Priority 0	Run background 🔽						
Run	Output Error Display	Monitor	Info				
Backannotate Parasitic Probe Build Analog Build Mixed							
18 HelpAction							

Figure 128: "Artist LVS" window of Virtuoso.



Figure 129: "Artist LVS" successful LVS prompt.

👻 Virtuoso	o® Schematic E	ditor L	Editing: simple Frame1_38 schematic	– 🖉 ×
<u>L</u> aunch <u>F</u> ile <u>E</u> dit <u>V</u> iew <u>C</u> reate	te Chec <u>k</u> O <u>p</u> tions <u>M</u>	igrate <u>W</u> ir	ndow NCSU <u>H</u> elp	cādence
🗅 🗁 🖬 🖬 🗐 🗖 🛄	nstance	1		abc 🗝 📰
	<u>/</u> ire (narrow) /ire (wi <u>d</u> e)	W Shift+W	🖥 🗔 🛛 🖏 🦎 🖓 🕫 🎝 📾 🔤 🔍 Qersearch	-
Navigator ? 🗗 📥 W	/ire Na <u>m</u> e	L		\sim
🍸 Default 🔤 🕻 🛛 🖤	/ir <u>e</u> Stubs and Names	Space	••••••••••••••••••••••••••••••••••••••	• •
🔍 Search 🔽 Ne	let E <u>×</u> pression		15 14 13 12 11 10 9 8 7 6	
Name 🔷 Pi	ijn	P		
🖶 陓 14 (pad_out) 🛛 🛛 🗄	lock	Shift+I		
⊕ 🦰 15 (pad_in) M	1apping Schematic			
\oplus \bigcirc 121 (pad_vdd)	<u>ellview</u>	•	From ONIview. · · · · · · · · · · · · · · · · · · ·	
⊞ 🦰 I23 (pad_in)	older Dot		From Pin List	
⊞- 124 (pad_in) №	<u>i</u> ute Istohoord		From Instance · · · · · · ·	• •
⊕ 🦰 128 (pad_in)	rohe		76	
⊕ 🦰 132 (pad_out)	1 <u>u</u> ltiSheet		· · · · · · · · 75 ·	• •
	52			
@ I2 (pad_nc)		· •	•••••••••••••••••••••••••••••••••••••••	• •
			72	
		· ·		
Property Editor ? 🗗 🗙	· · · ·	· .		
	36		////	
	· · · · ³⁷		· · ·],],], ·], · · .] ⁵⁹ ·	
			37-Vdd	
mouse L: showClickInfo0		M	schHiMousePopLp0 R· <	chHiMousePopUp0
6(20) From Cellview		191.		Cmd: Sel: 0

Generate symbol for the pad frame.

Figure 130: Create symbol view from schematic view.

•	Cellview From Cellview	⊮ " ×
Library Name	simple	Browse
Cell Name	Frame1_38	
From View Name To View Name	schematic -	
Tool / Data Type	schematicSymbol 🔽	
Display Cellview Edit Options	⊻ ⊻	
	OK Cancel Defaults	Apply Help

Figure 131: "CellView from CellView" window of Virtuoso.



Figure 132: Final symbol view of the pad frame.

e) Final Chip Assembly (Add Pad Frame)

With both the core of the chip ("simple") and the pad frame (modified "Frame1_38") are ready, creating a new cell to put them together. This procedure is shown in Figure 133 to 149.

Create a new Cell View (I call it "gpca40p_final").

 Library Manager: 	Directoryt/cds/gpca40p_mux/cds/vi	rtuoso – 🗗 🗙
<u>Eile Edit View D</u> esign Manager <u>H</u> elp		cādence
New Library Open (Read-Only) Ctrl+O Open (Read-Only) Ctrl+R Call View Call View Call Ofaults Save Defaults Save Defaults Ogen Shell Window Ctrl+X Ctrl+X NCSU_TechLib_tsmc03 NCSU_TechLib_tsmc04_4M2P UorU_Pads UorU_TechLib_ami06 basic cdsDefTechLib gpca40p	Cell gpca40p Frame1_38 gpca40p gpca40p_final	View symbol View extracted 1. layout 25 schematic 26 symbol yudi@MBP112
Messages Log file is "/home/yudi/Project/cds/gpca40p_mux/cds/v	irtuoso/libManager.log".	

Figure 133: Create new "Cell View" from Virtuoso Layout Suite

- New File ⊮" ×				
_ File				
Library	gpca40p 🧧			
Cell	gpca40p_final			
View	schematic			
Туре	schematic 🔽			
Application				
Open with	Schematics L			
Always use this application for this type of file				
Library path file				
ject/cds/gpca40p_mux/cds/virtuoso/cds.lib				
· · · · · · · · · · · · · · · · · · ·				
Cancel Help				

Figure 134: "New File" window of Virtuoso.

Instantiate both the core of the chip ("gpca40p") and the pad frame (modified "Frame1_38") (by pressing "I" to instantiate instances).



Figure 135: Create the final schematic view.



Figure 136: Routed schematic view.

Then add the pins.

y pinassiso) - V - x [*] ×	•	Add	Pin	· · · · · · · · · · · · · · · · · · ·
external inputs:	Pin Names	clk in0<0> in	n0<1> in1<0>	in1<1>
in0<0> 54	Direction	input 🔽 E	Bus Expansion	🖲 off 🔾 on
in1<0> 52 in1<12 55	Usage	schematic F	Placement	🖲 single 🔾 multiple
	Signal Type	signal 🔽		
$out_r<0>73$	Attach Net Expres	sion: 💿 No 🔾 Y	es	
internel outputer	Property Name			
clk_i 11	Detault Net Name	0.0625 8	Font Style	stick
$in0_{1<0>} 54$ $in0_{1<1>} 53$ $in1_{1<0>} 52$	4 ³ Rotate		Unside Down	Show Sensitivity
in1_i<1> 52			Hide Cance	Defaults Help
internal inputs:				
out_r_i<1> 12				
VISUAL BL6,6 All				

Figure 137: "Add Pins" window of Virtuoso.



Final schematic view is shown below.

Figure 138: Final schematic view.

Then create the final layout view from the schematic.

	🝷 Startup Option 🗳 🛛 🚽
	Physical Implementation Startup Options
	Create New Open Existing
	Configuration Create New Open Existing Automatic
	OK Cancel Help
Figure 139	: "Startup Option" window of Virtuoso.
-	Cellview From Cellview 🛃 🛃 👻
Library Name	gpca40p Browse
Cell Name	gpca40p_final
From View Name	schematic
To View Name	symbol
Tool / Data Type	schematicSymbol 🔽
Display Cellview	✓
Edit Options	Z
	Cancel Defaults Apply Help

Figure 140: "Startup Option" window of Virtuoso.

In the new empty layout view

Virtuoso® Layout Suite XL Editing	: simple simple_final layout
Launch <u>File</u> <u>Edit</u> <u>View</u> <u>Create</u> Verify <u>Connectivity</u> <u>Options</u> <u>Tools</u> <u>Wi</u> ndow	[,] Opti <u>m</u> ize <u>Place Floorplan R</u> oute <u>H</u> elp cādence
Pins Nets	📩 🛥 🖳 1, 4, 🔹 📲 🔍 Workspace: Classic 🔽 »
🔩 🧠 🕸 🔍 🐏 🚣 🖳 🖳 🛄	lect:0 Sel(N):0 Sel(I):0 Sel(O):0 X:-10.8000 Y:9.7500 dX:1045.9500 >>
Layers ? # X Generate >	
AV NV AS NS Check	All From Source
metal2 drawing	Selected From Source
TAll Valid Layers	Place As in Schematic ** <u>Clones</u>
Used Layers Only	Chained Devices
Search 🚽 🗸	Folded Devices
Laver Purpose VIS	
💹 nwell drawing 🗹 🗹 🦳	
📓 active drawing 🗹 🗹	
mact drawing 🗹 🗹	
nsel drawing 🗹 🔽	
🔲 psel drawing 👿 🗹 🗐	
poly drawing 🗹 🗹 👘 the state of the state	
🗰 elec drawing 🗹 🗹	
met drawing 🖌 🖌	
🔽 met drawing 🔽 🗹 🖉 👘 🔹 dia	
🔤 cc 🛛 drawing 🗹 🗹 🚽 🔹 🖉 🖉 🖉 👘 🖉	
🗱 via. drawing 🗹 🗹	
📷 yiaz urawing 🗹 🗹	
🖬 galati drawing 🗹 🗹 🖉 a sa s	
🔀 nodro drawing 🗹 🗹 🔹 💿 🗤 👘 🖉	
📸 nolpe drawing 🔽 🗹	
🗙 pau latawing 🗹 🗹 🛛 🔹 the transformed to the	
💽 res_id drawing 👿 👿 🚽	
🗁 Shapes 🕑 🗹 👘	
Circle/Elli 🗹 🗹	
Lapel 🗹 🗹	
-PathSeg	
Polygon 🗹 🗹	
Rectangle 🗹 🗹	
Instances	
Fluid Guardri	
Mosaic 🗹 🗹 🚽 👘 the transfer to the tra	
Pins 🕑 🗹	· · · · · · · · · · · · · · · · · · ·
	la servicia de la casa de la casa de la casa de la casa de 🔛
Objects Guides	
* * * * * * * * * * * *	
Immouse L: showClickInfo()_leiLMBPress() M: schZoomf	it(1.0 0.9) R: _IXHiMousePopUp()
10(25) >	Cmd:

Figure 141: Start "Generate Layout" of Virtuoso.



Figure 142: "Generate Layout" window of Virtuoso.

Then place the pad frame ("Frame1_38") inside the "PR Boundary", and the core of the chip ("gpca40p") inside the pad frame.



Figure 143: Component placement in Virtuoso.



Connect the "add!" (Pad 57) and "god!" (Pad 7) to the power ring.

Figure 144: Connect the "add!" (Pad 57) and "god!" (Pad 7) to the power ring.

Then invoke Automatic Routing.

A	utom	atic R	outir	ng	-
Operate on					
Selected Set			🖲 Cell	View	
Style Device Le		evice Le	evel		
efault Constraint (Group 🔽	irtuosoDe	efaultExt	tractorSetup	
Routing and Taper Layers					
Top Layer: metal3					
Use Grid					
Manufacturing	3		 Rout 	ting	
Snecial Block	cade T r e	atment			
				-	
Treat as Minir Japana Blooka	num Wia	th		Treat as Min	ilmum Spi
Ignore Blocka	.ge Spac	ing	⊻ Iy	nore Routes	pec Spac
Route Nets OType					
Net Options Options					
Miscellaneous –					
Attempt to Use	e Double	Cut Via	s 🗌 Ta	aper Pin Wid	ith
utorouter Extractio	on			Optior	ns
Sequence					
					Souol
Step	Options	Scheme	el Run	Checkpoint	Jave
Step Initialize	Options Edit	Scheme Default	e Run	Checkpoint	C
Step Initialize Global Route	Options Edit Edit	Scheme Default Default	e Run • C	Checkpoint C C	C C
Step Initialize Global Route Local Route	Options Edit Edit Edit	Scheme Default Default Default	Run C	Checkpoint C C C	C C C
Step Initialize Global Route Local Route Conduit Route	Options Edit Edit Edit Edit	Scheme Default Default Default Default	Run C C	Checkpoint C C C	
Step Initialize Global Route Local Route Conduit Route Detail Route	Options Edit Edit Edit Edit Edit	Scheme Default Default Default Default	Run C C C	Checkpoint C C C C	

Figure 145: "Automatic Routing" window of Virtuoso.

The following is the final layout. Fill the empty space with poly fills to meet minimum polysilicon density required by AMI05 [35].



Figure 146: Final layout in Virtuoso.

DRC, Extract, LVS. They should give no error or warning.

Ejle Iools Options Help	virtuoso® 6.1.5 - Log: /nome/yuai/CDS.log	cādence
<pre>executing: drc(highresEdge geondetEdge(geonAndNot(elec geonButtir executing saveDerived(geonAutting(elecHighres geonAndNot(elec el executing saveDerived(geonAutting(elecHighres net1), '(StONS Nule 2) executing saveDerived(geonAnd(elecHighres active) "(StONS Nule 2) executing (celecHighresEdge (videh (Labade * 5.0)) ertHesg) drc(elecHighresEdge (rothet (Labade * 5.0)) ertHesg) executing drc(highresEdge (rothet (Labade * 5.0)) ertHesg) Rot started</pre>	g(elec elecHighres))) (sep < (ecHighres) (ignore == 2)) errK 6) resistor must be outside v 7.6) resistor must be outside errMesg) out" *****	
E.		
Immouse L: showClickInfo()_leiLMBPress()	M: ivHiDRC()	R: _IXHIMousePopUp()

Figure 147: Report of successful DRC.

· Virt	uoso® 6,1.5 - Log: /home/yudi/CDS.log	- x* x
Eile Tools Options Help		cādence
executing saveInterconnect([olgRes "res_id')) evoluting saveInterconnect([olgRes "res_id')) evoluting saveInterconnect([olgRes "res_id')) evoluting saveInterved(netall (restall" "net") cell view) evoluting saveIntrived(netall (restall" "net") cell view) Extraction started The Nov 10 23 46:00 2015 ceuplted The Nov 10 23 46:00 2015 ceupted The Nov 10 23 46:00 2015 ceupted The Nov 10 23 46:00 2015 ceupted completed The Nov 10 23 46:00 2015 ceupted saving rep simple/simple_final/extracted Octting layout propert bagGetting layout propert bag	******	
Ē	III	
IIImouse L: showClickInfo() _leiLMBPress() 1 >	M: ivHiExtract()	R: _IXHIMousePopUp()

Figure 148: Report of successful Extract.



Figure 149: "Artist LVS" successful LVS prompt.

f) Export GDSII Stream File ("simple_final.gds")

This procedure is shown in Figure 150 to Figure 155. This is the file to be sent for fabrication.

This is the file to be sent for fabrication.



Figure 150: Start "Stream Out" from Virtuoso Layout Suite.

Stream File	gpca4up_final.gds	
Library	UofU_TechLib_amiO6	
Library	gpca40p	
Top Level Cell(s)	gpca40p_final	
View(s)	layout	
Show	Dptides Save Template Load Template	

Figure 151: "Show Options" in "XStream Out" window of Virtuoso.

"Show Options", then tab "Layers", "Load ..."

	Virtuoso (R) XStream Out 🛛 🐾
Stream File	gpca40p_final.gds
Technology Library	UofU_TechLib_ami06
Library	gpca40p
Top Level Cell(s)	gpca40p_final
View(s)	layout
Hide (Options Save Template Load Template
General (Cells Fonts Geometry Lavers Libraries Properties
Louerblama	Dumasa Nama Straam Lauar Straam Datatuma Matavial Tuma N
	Add Row Del Row
<	
Layer Map File	ave As
Stream Out Ever	Virtual Momory

Figure 152: "Load..." in "XStream Out" window of Virtuoso.

 Choose the file(s) 	⊮" ×
Look in: 📄 /home/yudi/Project/cds/simple/virtuoso	G O 🍋 📂 📰 🔳
Computer yudi Name Zdbgfile VerilogIn.log Sequence_nev.xml pinassignment Norlog.log HibManager.log Ccrul do.do defin.log Ccds.lib Simrc indIParamFile	 Size Type ∧ 97 bytes File 852 bytes log File 765 bytes File 10 KB def File 14 KB xml File 237 bytes File 1 KB v File 679 bytes log File 654 bytes cdslF 23 KB log File 2 KB rul File 729 bytes log File 1 KB ib File 2 KB simrc F 1 KB ihdlFi
File <u>n</u> ame: streamOutLayermap	<u>O</u> pen
Files of type: (All Files (*)	Cancel

Select "streamOutLayermap" then hit "Open"

Figure 153: Choose file for the "XStream Out".
Click "Translate".

St	ream File	gpca40p_final.gds	3			
Te Lik	chnology brary	UofU_TechLib_am	i06			-
Lik	orary	gpca40p				
То	p Level Cell(s)	gpca40p_final				
Vi	ew(s)	layout				
C	Hide C	options	Save Ten	nplate	Load Tem	nplate
itn	eamOut Option	S				
0	General C	Cells Fonts	Geometry	Layers	Libraries Pi	roperties
_	_ Layer Name	Purpose Name	e Stream Layer	Stream Datatype	Material Typi	
1	nwell	drawing	42	0		
2	pwell	drawing	41	0	=	
3	nactive	drawing	43	0		Add Row
4	pactive	drawing	43	0		
5	active	drawing	43	0		
6	nselect	drawing	45	0		Del Row
7	pselect	drawing	44	0		
8	poly	drawing	46	0		
\leq		IIII				-
٢	ayer Map File					
	Load S	ave As	Jse Automatic Lay	er Mapping		

✓ Show Completion Message Box Translate Cancel Apply Reset All Fields Help Figure 154: "Translate" in "XStream Out" window of Virtuoso.

It should produce no error and the only warning is about "nodrc:drawing" (and a possible overwriting existing file warning).

	Vi	rtuoso (R) XStream Out	<u>к</u> а :
Stream File	anao 40n final a	v d o		
Technology	gpca4op_imai.g	jus		
Library	UofU_TechLib_a	ami06		•
Library	gpca40p			
Top Level Cell(s)) gpca40p_final			
View(s)	layout			
Hide	Options	Sav	ve Template	Load Template
streamOut Optio	ms	_		
2 pwell	Do you wish to	o view the log fi	le ?	dd Row
2 pwell 3 nacti 4 pacti	Do you wish to) view the log f	le ? <u>N</u> o	dd Row
2 pwell 3 nacti 4 pacti 5 active	Do you wish to	o view the log f Y 43	le ? <u>No</u>	dd Row
2 pwell 3 nacti 4 pacti 5 active 6 nselect	Do you wish to drawing drawing	43 45	le ? S No 0 0	dd Row Del Row
2 pwell 3 nacti 4 pacti 5 active 6 nselect 7 pselect	Do you wish to drawing drawing drawing	43 45 44	le ? No 0 0 0 0 0	dd Row Del Row
2 pwell 3 nacti 4 pacti 5 active 6 nselect 7 pselect 8 poly	Do you wish to drawing drawing drawing drawing drawing	43 45 46	le ? S No O O O O O O O O O O O O O O O	dd Row Del Row
2 pwell 3 nacti 4 pacti 5 active 6 nselect 7 pselect 8 poly	Do you wish to drawing drawing drawing drawing	43 45 46	le ? NO 0 0 0 0 0 0 0 0 0	dd Row Dei Row
2 pwell 3 nacti 4 pacti 5 active 6 nselect 7 pselect 8 poly Layer Map File Load	Do you wish to drawing drawing drawing drawing	43 45 44 46 Use Automati	le ? No 0 0 0 0 0 0	dd Row Dei Row
2 pwell 3 nacti 4 pacti 5 active 8 nselect 7 pselect 8 poly Layer Map File Load	Do you wish to drawing drawing drawing save As	43 43 45 44 46 Use Automati	le ? No 0 0 0 0 0 0 0	dd Row Del Row
2 pwell 3 nacti 4 pacti 5 active 6 nselect 7 pselect 8 poly Layer Map File Load	Do you wish to drawing drawing drawing save As	a view the log fi	le ? N O O O O O O O O O O O O O O O O O O	dd Row

Figure 155: "Stream out translation complete" successful prompt.

Design Submission

In this section, the procedure for MOSIS submission with the MOSIS Educational Program (MEP) is given as a reference. More information is available in documents from MOSIS [37], and adapted from [38].

1) Fill in "MOSIS New Project Request Form":

Run Type: Shared IC Fabrication Run

Design Rules: Scalable CMOS

Technology: SCN3M_SUBM (if the second layer of poly is not used);

SCN3ME_SUBM (if the second layer of poly is used).

Design Name and Password

Export Control: Standard

Substrate: none

Needs Library Installation: No

IP Included: none

Fill Authorized: Yes

Foundry: On Semi

Intended Disposition: Research

Design Size X and Y: Size including pads

Pad Count: How many pads used in the design (including signals and power)

Quantity Packaged: 5

Package Name: Depends on the design

Rotation in Package: None

Bonding Diagram Supplier: MOSIS

Downbond Locations: None

Quantity Unpackaged: 0

2) Fill in "Fabricate Form":

Go to Project Request -> Fabricate

Layout Transfer Method: I will upload layout via secure web form (HTTPS)

Compression/Encryption: Uncompressed

Generate the checksum and Count for the GDS file (Figure 156)

Layout Status: Final

Layout Format: GDS

Top Structure: the name of the top-level (e.g. "simple")

[yudi@MBP112 virtuoso]\$cksum gpca40p_final.gds 2944778210 4214784 gpca40p_final.gds Figure 156: Generating checksum with GNU cksum

Results

Using the estimation algorithm devised in this chapter, the design fully meets the design requirements. The result is summarized in Table 6 and Table 7 respectively. The design has been sent to MOSIS for fabrication.

Operation	Original	Extended	
Multiply	7 by 5	12 by 10	
Divide	7 by 4	12 by 9	
Square	5	10	
Square root	10	20	

Table 6. Summary of operations of the extension within constrains

Table 7. Summary of pin count of the extension within constrains

	Original	Extended
Pin Number	86	30

Conclusion

In this chapter, an algorithm is devised, such that the pin count and the chip area of the pipeline can be estimated based on the number of rows. The expressions for this estimation algorithm based on least square are also given. The graphs explaining the algorithm are included. These graphs help in finding the relationship between the number of rows and the chip area. Such algorithms will help in the development of advanced arithmetic processors. In addition, the VLSI implementation of such a design has been discussed and detailed procedure for the implementation is included. The parameters have been met in the design. The design has been sent to MOSIS for fabrication. The chip will be tested once we get the fabricated chip back. The behavior Verilog code for this design is listed in the Appendix.

CHAPTER 4 EXTENSION FOR PIPELINING

Introduction

The original implementation proposed by [9] does not include the implementation of intermediate stage registers. The signals traverse through the array. The array is purely a combinational logic. To increase the throughput of the pipeline array to perform arithmetic computation, a technique called pipelining is used. The design and implementation of digital systems is taken up in this thesis. As a case study, the extension for pipelining upon the original generalized pipeline array is discussed. The generalized pipeline cellular array is introduced and extended such that it provides an alternative way in arithmetic processor design, in an environment of limited resources while achieving high performance and flexibility. These characteristics make it also suitable for being used as a case study in digital VLSI design education.

In computing, a pipeline is a series of data processing stages, in which the output of one stage is the input of the next one. The basic idea of pipelining is to split a major task into several balanced stages, in which the operations within stages of a pipeline are often carried out in parallel. In this fashion although the latency of data processing is slightly increased because the use of buffer, ideally the throughput of data processing is increased multiple times by the number of pipeline stages. This idea is illustrated in Figure 157 [43].



Figure 157: Pipelining technique.

Design

The design of this extension for pipelining based on the original array is illustrated in Figure 158.



The Verilog code in behavior model for this design is listed in the Appendix.

Before actual implementation, the correctness of this design should be verified. To achieve this, the design is simulated and then implemented on FPGA, in the same form as the designs in previous chapters.

The functional simulation of this circuit is shown in Figure 159. In this simulation, all 4 operations (namely square, square root, multiplication and division) are tested with random data sets. According to the simulation result shown in Figure 159, all the results of calculations done by this circuit are mathematically correct, hence the circuit functions exactly the same as required. Compared to the previous designs, the output is delayed 5 cycles, as there are 5 stages in the pipelined design. In the meantime, since a new operation can be issued into the pipeline on every cycle, with simpler stages producing less delay, the throughput of data processing is achieved.

Result of FPGA synthesis and static timing analysis of maximum frequency on FPGA is shown in Figure 160 and Figure 161 respectively.



Figure 159: Simulation result of the pipeline-extended design.



Figure 160: Result of FPGA synthesis.



Figure 161: Result of FPGA static timing analysis of maximum frequency.

Implementation

In this section, a step-by-step procedure for VLSI digital design is given, for the pipelined implementation of the pipeline array.

There are many fabrication technologies available nowadays, from various fabrication facilities such as GlobalFoundries and TSMC, in technologies such as 14 nm, 28 nm, 40 nm, 65 nm, 0.13 µm and 0.18 µm and so on [30]. Since we use the MOSIS Educational Program (MEP) for free fabrication service, which limits us to use the ON Semi 0.50 µm CMOS (C5N) technology [30], C5N is used in this procedure. However, the general procedure is the same for other technologies. There are many computer aided design (CAD) software available for VLSI design, such as Cadence and Synopsys. This procedure uses Cadence Encounter Digital Implementation Systems 14.00, Cadence Virtuoso Design Environment 6.15 along with NCSU CDK 1.6.0 [30], UofU Technology Library and UofU Standard Cell Library [24].

This procedure consists of 3 parts, each of which represents one major step for the VLSI design. They are logic synthesis, place and route and chip assembly respectively, which are introduced for the rest of this section. In the end, the procedure for MOSIS submission is given.

Logic Synthesis

In digital logic design, logic synthesis is a procedure by which a behavior-level HDL code describing the function of a circuit, is turned into a gate-level netlist which describes the implementation of a design in terms of logic gates, typically using a computer program called a synthesis tool.

In this subsection, a procedure for synthesis is given. For the concision of this procedure, the exact meanings of commands are not further explained. These commands are covered by the official manuals [31]. There are other alternative RTL synthesizers available as well, such as Design Compiler by Synopsys. If tools other than what's described here are used, it's advised to refer to their respective manuals. The detailed procedure and codes used are included in [32].

- 1) Tools: Cadence Encounter RTL Compiler
- 2) Prerequisites before This Step:

Behavior Verilog Code (e.g. "simple.v")

Tcl Script for RC Compiler ("rc.cmd", given in Appendix)

NCSU CDK Library ("ncsu-cdk-1.7.0.beta/")

UofU Technology Library ("UofU_TechLib_ami06/")

UofU Standard Cell Library ("UofU_Digital_v1_2/")

3) Destination Files Generated After This Step:

Netlist Verilog Code ("nl.v")

4) Steps:

a) Modify rc.cmd based on the requirement (as shown in Figure 162).

Line 3: Change UofU standard cell library path to where it's installed.

Line 7: Change "gpca40p.v" to the file name of Verilog code (e.g. "simple.v").

Line 8: Change "gpca40p" to the top-level entity name (e.g. "simple").

1	<pre>set attribute hdl_search_path {./}</pre>
2	<pre>set attribute lib search path {./}</pre>
3	<pre>set_attribute library [list /opt/cds/lib/UofU_Digital_v1_2/UofU_Digital_v1_2.lib]</pre>
4	set_attribute information_level 6
5	set_attribute ungroup true
6	<pre>set_attribute write_vlog_unconnected_port_style none</pre>
7	read_hdl -v2001 gpca40p.v
8	elaborate gpca40p
9	synthesize -to_mapped
10	write_hdl -mapped > nl.v
11	

Figure 162: rc.cmd.

b) Run

\$ rc -files rc.cmd

c) Check the result (Figure 163)

In the end, a netlist file called "nl.v" (Figure 164) is generated containing information which will be used later for place and route.

If everything goes smooth as above, continue to the next step. If anything goes wrong,

fix it first before continuing further.

Incremental optimization	status				
Operation	Total Area	Worst - Weighted Neg Slk	- DRC To Max Cap	otals Max Fanout	
init_iopt	80	0	0	0	
Incremental optimization	status (pre-loop)			
=======================		Worst -	- DRC To	tals	
	Total	Weighted	Max	Max	
Operation	Area	Neg Slk	Сар	Fanout	
<pre>simp_cc_inputs</pre>	62	0	0	0	
Incremental optimization	status				
		Worst -	- DRC To	tals	
Operation	Iotal Area	weighted Ned Slk	Max Cap	Max Fanout	
init_delay	62	0	0	0	
init_drc	62 62	0	0	0	
io_phase	60	0	0	Θ	
Incremental optimization	status				
	======	Worst -	- DRC To	tals	
	Total	Weighted	Max	Max	
Operation	Area	NegSlk	Cap	Fanout	
init delay	60	0	0	0	
init_drc	60	Θ	Θ	0	
init_area	60	Θ	Θ	Θ	
Done mapping simple Synthesis succeeded.					
Normal exit.					
[yudi@MBP112 rc]\$					

Figure 163: Synthesis summary generated by RC Compiler.

```
[yudi@MBP112 rc]$cat nl.v
// Generated by Cadence Encounter(R) RTL Compiler v12.10-p006 1
// Verification Directory fv/simple
module simple(clk, in0, in1, out_r);
  input clk;
  input [1:0] in0, in1;
  output [1:0] out_r;
  wire clk;
  wire [1:0] in0, in1;
  wire [1:0] out r;
  wire n_1, n_19, n_20, n_21;
  DCX1 \out_r_reg[0] (.CLR (1'b1), .CLK (clk), .D (n_20), .Q
       (out_r[0]));
  NOR2X1 g214(.A (in1[0]), .B (in0[0]), .Y (n_1));
  NAND2X1 g2(.A (n_19), .B (n_1), .Y (n_20));
XNOR2X1 g3(.A (in1[1]), .B (in0[1]), .Y (n_19));
  AND3X1 g219(.A (in0[1]), .B (in1[1]), .C (n_1), .Y (n_21));
endmodule
```

Figure 164: Synthesis summary generated by RC Compiler.

Place and Route

"Place and route" is a stage in the process of VLSI design, in which the location to place all the logic elements within a generally limited amount of space and the way of all the wires needed to connect the logic elements are decided.

In this section, a procedure for "place and route" is given. For the brevity of this procedure, the exact meanings of commands are not further explained. These commands are covered by the official manuals [33]. If the reader is interested in using GUI commands instead of TCL scripts, please refer to EDI System Menu Reference [34] and textbooks [24] for more information. The detailed procedure and codes used are included in [32].

- 1) Tools: Cadence Encounter RTL-to-GDSII System
- 2) Prerequisites before This Step:

Netlist Verilog Code ("nl.v" from the last step)

Tcl Script for RC Compiler ("encounter.cmd", given in Appendix)

Tcl Script for Multi-Mode Multi-Corner ("mmmc.tcl", given in Appendix)

Synopsys Design Constraints ("typical.sdc", given in Appendix)

NCSU CDK Library ("ncsu-cdk-1.7.0.beta/")

UofU Technology Library ("UofU_TechLib_ami06/")

UofU Standard Cell Library ("UofU_Digital_v1_2/")

3) Destination Files Generated After This Step:

Optimized Netlist Verilog Code ("nlopt.v")

Design Exchange Format (DEF) File (e.g. "simple.def")

4) Steps:

a) Modify Tcl Script for RC Compiler ("encounter.cmd", Figure 165)

Line 10, 24: May change UofU standard cell library path to where it's installed

Line 13, 99: Change "gpca40p" to the top-level entity name (e.g. "simple")

10 set init lef file /opt/cds/lib/UofU Digital v1 2/UofU Digital v1 2.lef
11 set lsg0CPGainMult 1.000000
<pre>12 set init_verilog nl.v</pre>
13 set init_top cell gpca40p
14 create_rc_corner -name typical \
15 -preRoute_res {1.0} \
16 -preRoute_cap {1.0} \
17 -preRoute_clkres {0.0} \
18 -preRoute_clkcap {0.0} \
19 -postRoute_res {1.0} \
20 -postRoute_cap {1.0} \
<pre>21 -postRoute_xcap {1.0} \</pre>
<pre>22 -postRoute_clkres {0.0} \</pre>
<pre>23 -postRoute_clkcap {0.0}</pre>
<pre>24 create_library_set -name typical -timing {/opt/cds/lib/UofU_Digital_v1_2/UofU_Digital_v1_2.lib}</pre>
<pre>25 create_constraint_mode -name typical -sdc_files {typical.sdc}</pre>
26 create_delay_corner -name typical -library_set {typical} -rc_corner {typical}
<pre>27 create_analysis_view -name typical -constraint_mode {typical} -delay_corner {typical}</pre>
<pre>28 set_analysis_view -setup {typical} -hold {typical}</pre>
29 init design

Figure 165: encounter.cmd.

b) Modify Tcl Script for Multi-Mode Multi-Corner ("mmmc.tcl", Figure 166)

1 create_rc_corner -name typical \
2 -preRoute_res {1.0} \
3 -preRoute_cap {1.0} \
4 -preRoute_clkres {0.0} \
5 -preRoute_clkcap {0.0} \
6 -postRoute_res {1.0} \
7 -postRoute_cap {1.0} \
8 -postRoute_cap {1.0} \
9 -postRoute_clkres {0.0} \

Line 11: May change UofU standard cell library path to where it's installed

Figure 166: mmmc.tcl.

c) Run

\$ encounter -init encounter.cmd

d) Check the result

It should run all the way to the final step without any errors if the above steps are

followed correctly, as shown in Figure 167 and Figure 168. In the end, a DEF file (e.g. "simple.def") for the chip layout (without pad frame) as well as a netlist file called "nlopt.v" is generated.

	ıl.enc.dat - gpca40p — + 😣
Eile Edit <u>V</u> iew Partitio <u>n</u> Floorpl <u>a</u> n Po <u>w</u> er <u>P</u> lace <u>Optimize</u> <u>Clock</u> <u>R</u> oute <u>Ti</u> ming	Verify Options PVS Tools Flows Help cadence
I 🖻 🗔 II 🦻 🦿 I 🛈 🎯 🔜 I 🔍 🔍 🔍 🔍 🥥 I 👶 😭	I 🏔 🕰 🗉 😵 🚴 🐓 I 🖀 🗉 🕥
🕞 🚸 💘 🔢 🗉 1. 🖳 🛄 🦕 🖴 🔩 🐀 🦝	🔛 🕰 🗊 online help 🔽
	Layer Control & ×
Click to select single object. Shift-Click to de/select multiple objects.	All Colors Instance

Figure 167: Final view in Encounter.

******* End: VERIFY CONNECTIVITY ******* Verification Complete : 0 Viols. 0 Wrngs. (CPU Time: 0:00:00.0 MEM: 0.000M) *** Starting Verify Geometry (MEM: 695.7) *** VERIFY GEOMETRY Starting Verification VERIFY GEOMETRY Initializing VERIFY GEOMETRY Deleting Existing Violations VERIFY GEOMETRY Creating Sub-Areas VERITY GEOMETRY bin size: 9600 VERIFY GEOMETRY SubArea : 1 of 1 **WARN: (ENCVFG-47): Pin of Cell FILLER_6 at (31.650, 55.800), (33.150, 58.200) on Layer met all is not connected to any net. Use globalNetConnect or GUI Power->Connect Global Nets to spec ify global net connection rules properly. VERIFY GEOMETRY Cells : 0 Viols. VERIFY GEOMETRY SameNet : 0 Viols. VERIFY GEOMETRY Wiring : 0 Viols. VERIFY GEOMETRY Antenna : 0 Viols. VERIFY GEOMETRY Sub-Area : 1 complete 0 Viols. 0 Wrngs. VG: elapsed time: 1.00 Begin Summary ... Cells : 0 SameNet Wiring Antenna : 0 : 0 Short 0verlap : 0 End Summary Verification Complete : 0 Viols. 0 Wrngs. **********End: VERIFY GEOMETRY********* *** verify geometry (CPU: 0:00:00.0 MEM: 1.0M)

Figure 168: DRC report generated by Encounter.

Chip Assembly

As a requirement by AMI05 technology [35], design should be submitted along with pad frame. This section gives the procedure to assemble the pad frame with the chip. For the brevity of this procedure, the exact meanings of commands are not further explained. These commands are covered by the official manuals [36]. Materials such as textbooks [24] also have many useful information for reference. The detailed procedure and codes used are included in [32].

1) Tools:

Cadence Virtuoso Design Environment

2) Prerequisites before this step:

Optimized Netlist Verilog Code ("nlopt.v" from last step)

DEF File (e.g. "simple.def" from last step)

NCSU CDK Library ("ncsu-cdk-1.7.0.beta/")

UofU Technology Library ("UofU_TechLib_ami06/")

UofU Standard Cell Library ("UofU_Digital_v1_2/")

3) Destination Files Generated After This Step:

GDSII Stream File (e.g. "simple_final.gds")

4) Steps:

a) Launch Cadence Virtuoso Design Environment\$ virtuoso

b) Create New Library (Figure 169 to Figure 172)

- Lib	rary Manager: Dire	ectorydi/Project/cds/simple/virt	uoso – 🖉 ×
<u>File</u> dit <u>V</u> iew <u>D</u> esign Manager	<u>H</u> elp		cādence
<u>New</u> ▶ <u>O</u> per Ctrl+O Open (<u>R</u> ead-Only) Ctrl+R № Open Wit <u>h</u>	Library		View
<u>L</u> oad Defaults <u>S</u> ave Defaults	_		
Open Shell Window Ctrl+P	_		
E <u>x</u> it Ctrl+X			
NCSU_TechLib_tsmc03d NCSU_TechLib_tsmc04_4M2P UorU_Analog_Parts UorU_Digital_v1_2 UorU_Pads UorU_TechLib_ami06 basic cdsDefTechLib			
Messages			
Log file is "/home/yudi/Project/cds/s	simple/virtuoso/libManager.lo	g".	
New Library			

Figure 169: Create New Library with Virtuoso.

- New Library	r _a	×
Library		
Name gpca40p		
Directory 🔄t/cds/gpca40p_mux/cds/virtuoso/ 🔽 🧇 🗈 💣 🏢		
 ncvlog.log LVS nlopt.v gpca40p pinassignment cds.lib sequence_new.xml defin.log streamOutLayermap do.do strmOut.log gpca40p.def verilogIn.log gpca40p_final.gds zdbgfile icc.rul libManager.log libManager.log.cdslck 		
File type: Directories	•	
Design Manager		- -
• Use NONE		
Use No DM		
OK Apply Cancel He	lp	

Figure 170: "New Library" window of Virtuoso.



Figure 171: "Technology File for New Library" window of Virtuoso.

🝷 Attach Library to Technology Library 📲 🗙					
New Library	simple				
Technology Library	NCSU_TechLib_tsmc03 A NCSU_TechLib_tsmc03d NCSU_TechLib_tsmc04_4M2P UofU_TechLib_ami06 basic cdsDefTechLib				
	OK Cancel Apply Help				

Figure 172: "Technology File for New Library" window of Virtuoso.

c) Import Optimized Netlist Verilog Code ("nlopt.v" from last step) and DEF File (e.g. "simple.def" from last step). As shown in Figure 173 to Figure 177.

	-	Virtuoso® (6.1.5 - Log: /home/yudi/CDS.log	- _* * ×
	<u>File T</u> ools <u>O</u> ptions	<u>H</u> elp		cādence
	<u>N</u> ew •			\leq
l	Import •	<u>–––––</u> <u>E</u> DIF200	IIII	
	Re <u>f</u> resh Make <u>R</u> ead Only	Verilog V <u>H</u> DL M Spice	ШІ Ъ. Л -	
1	<u>B</u> ookmarks •	<u>o</u> pice DEF	IVI.	n:

Figure 173: Import netlist with Virtuoso.

		Veri	log In		r _a
Import Options	Glob	al Net Options	Schematio	c Generation O	ptions
File Filter Name					
libManager.l libManager.l nlopt.v simple.def simple/ streamOutLay	og og.cdslck ermap	de /eimale /rri	rtunen		
Target Library N	10,000,0	eimole	100000		Provideo
Poforonco Libro	rioc	UofU Digita	l ml 9 basic		BIOWSE
Meletetice Libia	luurent	wlast s	(I_VI_2 DASIC		(A stat
veniog Files To	Import	niopt. v			Add
-f Options		[Add
-v Options		pfU_Digital_	_v1_2/UofU_Dig	ital_v1_2.v	Add
-y Options					Add
Library Extensi	on]	
Library Pre-C	ompilation	Options			
HDL View Nan Target Compile Compile Verilo	ne : Library Na g Library C	hdl ame Donly 🗆			Browse
Ignore Modules	File				Add
Import Modules	File				Add
Import Structural	Modules	As schemati	c		
Structural Vie	w Names				
Schematic	schemat:	ic	Netlist	netlist	
Functional	function	nal	Symbol	symbol	
	./verile	ogIn. log	Work Area	/tmp	
Log File					
Log File Name Map Tabl	e	./verilogIn	.map.table		
Log File Name Map Tabl Overwrite Existii	e ng Views	./verilogIn	umap.table		
Log File Name Map Tabl Overwrite Existii Overwrite Symb	e ng Views ol Views	./verilogIn	.map.table		

Figure 174: "Verilog In" window of Virtuoso.

•	Virtuoso®	6.1.5 - Log: /home/yudi/CDS.log	- ₂ * ×
<u>F</u> ile <u>T</u> ools <u>O</u> ptions	<u>H</u> elp		cādence
: <u>N</u> ew ▶ Open	cellview reques	t for library "simple".	
<u>I</u> mport ► <u>E</u> xport ►	<u>–––––</u> <u>E</u> DIF200		
Re <u>f</u> resh Make <u>R</u> ead Only	Verilo <u>g</u> V <u>H</u> DL		
1 <u>B</u> ookmarks	<u>S</u> pice DEF. _K	M:	R:

Figure 175: Import DEF with Virtuoso.

-	Virtuoso(R) DEF In 🛛 🛛 🖓 🛛			
DEFIn File Name	gpca40p.def			
Target Library Name	gpca40p			
Ref. Technology Libraries				
Create a module hierarchy	Create a module hierarchy from hierarchical names 🛛 🔲 Share Library 🔲			
New Library 📃				
Technology From L	ibrary			
Target Cell Name	gpca40p			
Target View Name	layout			
Component View List				
Master Library List				
Overwrite Design	Create CustomVias only			
Log File Name				
🔾 Use Template File 🍥	Use GUI Fields			
Template File Name				
Save Template File Name	Save			
Comment Char				
Pin Purpose				
Do not create any routing data				
Layer Map File Name				
	Cancel Defaults Apply Help			

Figure 176: "DEF In" window of Virtuoso.



Figure 177: "DEF In" successful translation prompt.

Once both layouts (from DEF) and schematic (from netlist in this section) are generated, DRC, Extract and LVS should be performed, as shown in Figure 178 to 193.



Figure 178: Start DRC from Virtuoso Layout Suite.

-	DRC ⊮" ×
Checking Method 💿 flat	hierarchical O hier w/o optimization
Checking Limit 💿 full Coordin	◯ incremental ◯ by area nate
Switch Names	Set Switches
Run-Specific Command File	
Inclusion Limit	1000 Limit Rule Errors 🔲 0
Join Nets With Same Name	Limit Run Errors 0
Echo Commands	⊻
Rules File	divaDRC.rul
Rules Library	⊻ U_TechLib_ami06
Machine	● local ⊖ remote Machine
Ignore Missing Cell Masters	
	Cancel Defaults Apply Help

Figure 179: "DRC" window of Virtuoso.

virtuoso® 6.1.5 - Log: /إome/yudi/CDS.log	- e ^s ×
Eile Tools Options Help	cādence
CPU TIME = 00:00:00 TOTAL TIME = 00:00:00 ********* Summary of rule violations for cell "simple layout" ********* Total errors found: 0	
mouse L: showClickInfo() _leiLMBPress() M: setDRCForm()	R: _IxHiMousePopUp()
1 >	

Figure 180: Report of successful DRC.



Figure 181: Start Extract from Virtuoso Layout Suite.

•	Extractor 🛃 🛃
Extract Method 💿 fla	t \bigcirc macro cell \bigcirc full hier \bigcirc incremental hier
View Names Extracted	extracted Excell
Switch Names	Set Switches
Run-Specific Command File	
Inclusion Limit	1000 Limit Rule Errors 🔲 0
Join Nets With Same Name	Limit Run Errors
Echo Commands	⊻
Rules File	divaEXT.rul
Rules Library Machine	 ✓ U_TechLib_ami06 e local ○ remote Machine
Ignore Missing Cell Masters	
	OK Cancel Defaults Apply Help

Figure 182: "Extractor" window of Virtuoso.

Virtuoso® 6.1	.5 - Log: /home/yu	di/CDS.log	- "x ×
<u>F</u> ile <u>T</u> ools <u>O</u> ptions <u>H</u> elp			cādence
Total errors found: O			
saving rep simple/simple/extracted Getting layout propert bagGetting layou	t propert bag		
<u><</u> [IIII		₹ N
mouse L: showClickInfo() _leiLMBPress()	M: setExtForm()	R: _IXHI	/lousePopUp()
1 >			

Figure 183: Report of successful Extract.



Figure 184: Start LVS from Virtuoso Layout Suite.

-	Artist LVS	- x ⁿ ×	
Commands <u>H</u> el	p	cādence	
Run Directory	LVS	Browse	
Create Netlist Library	✓ schematic ✓ simple sin	extracted	
Cell	simple sim	nple	
View	schematic ext	cracted	
	Browse Sel by Cursor B	rowse Sel by Cursor	
Rules File	divaLVS.rul	Browse	
Rules Library	✓ UofU_TechLib_ami06		
LVS Options	✓ Rewiring □ C	evice Fixing	
Correspondence File 🗌 Ivs_corr_file Create			
Switch Names			
Priority 0	Run background 🔽		
Run Output Error Display Monitor Info			
Backannotate Parasitic Probe Build Analog Build Mixed			
4			

Figure 185: "Artist LVS" window of Virtuoso.



Figure 186: "Artist LVS" successful LVS prompt.

 Library Manager 	: Directorydi/Project/cds/simple/	virtuoso – 📲 ×
<u>F</u> ile <u>E</u> dit <u>V</u> iew <u>D</u> esign Manager <u>H</u> elp		cādence
Show Categories Show Files UofU_Pads NCSU_Analog_Parts NCSU_TechLib_ami06 NCSU_TechLib_ami06 NCSU_TechLib_tsmc02 NCSU_TechLib_tsmc02 NCSU_TechLib_tsmc03d NCSU_TechLib_tsmc03d NCSU_TechLib_tsmc03d NCSU_TechLib_tsmc04_4M2P UofU_Analog_Parts UofU_Digital_v1_2 UofU_Pads UofU_Digital_v1_2 UofU_Pads UofU_TechLib_ami06 basic cdsDefTechLib simple	Cell Frame Frame Copy Ctrl+C Frame Bensme Ctrl+Shift+R Frame Delete Ctrl+Shift+D Frame Delete Ctrl+Shift+D Propertjes Update Thumbnails pad_pd Propertjes Propertjes pad_ir Reanalyze States Pad_ir pad_ir Check [n Cancel ChecKout pad_bo Show Eile Status Submit	View View <u>Lock Size</u> analog_extracted 4.8M layout 191 schematic 191
Messages		
Log file is "/home/yudi/Project/cds/simple/virtuoso/libMar Created new library "simple" at /home/yudi/Project/cds/si Checking rename library for access locks. Deleting library. Deleted library 'simple". Deleted library 'simple". Deleted library 'simple". Deleted new library 'simple" at /home/yudi/Project/cds/si	ager.log". imple/virtuoso/simple. ied. imple/virtuoso/simple.	
Сору		

d) Customize Pad Frame (Figure 182 to 202)

Figure 187: Copy pad frame in Virtuoso.
-	Copy Cell	⊾ _a ×
From		
Library UofU_Pa	uds	
Cell Frame1	_38	5
Library simple		
Cell Frame1	_38 I	5
Options		
🔲 Copy Hierarc	hical	
🗹 Skip Lib	raries NCSU_TechLib_tsmc03d NCSU_TechLib_tsmc04_4M2P UofU_Analog_Parts UorU_Digital_v1_2 UofU_TechLib_ami06 basic	
📃 Exact H	ierarchy cdsDefTechLib simple	
EX	tra Views	
🗹 Copy All Viev	vs	
Views	To Copy nalog_extracted extracted layout schema	atic
🔲 Update Instan	ces: Of Entire Library	•
- Database Inte	grity	
Re-reference	ce customViaDefs	
Check exis	tence in technology database	
Add To Categ	ory Cells *	
ОК	Apply Cancel He	elp

Figure 188: "Copy Cell" window of Virtuoso.

- Virtu	ios	o® So	hen	natic	Edi	itor	LE	diti	ing	sin	nple	F	rame	1_3	8 so	he	mati	с			- 4	×
Launch <u>F</u> ile <u>E</u> dit <u>V</u> iew	<u>C</u> rea	te Che	c <u>k</u> 0	<u>p</u> tions	<u>M</u> igr	ate	<u>W</u> indo	w	NCS	U <u>H</u> e	elp									C	ā d e n	ce
🗅 🗁 🛃 🛛 💠	• [)	×	1	r ⁄			¢	18	•	rî -	г	∥ Q	Q		Æ		. 1	٦.	abc	-0	
	Work	space: (Basic			-		6			31 <u>2</u>	1	3 - B	T,		3	Qr Se	earch			•	
Navigator ? 🗗 🛛	×															<u> </u>						
🍸 Default 🛛 🧧 🛛	.) •		•									•			7=n	ħđ						
🔍 Search 📃 🗸								15	14	13	12 1	1	1Ø 9	8	7	6						
Name 🔺 🛆	-		•				•		-			÷			GND	-						
陓 Frame1_38															0.110							
⊕ . [⊖ 18 (pad_gnd) ⊕ . [○] 121 (pad_ydd) =	ŀ		•				_ •`		٠	·		•	•	•		•	•					
	-				27													79				
	1		•	•	28	•						•				•		78				
					29													77				
0 I4 (pad_nc)		•	•	•	30	•	- •		•	·		•	•	•		•	•	76	·	•	•	
					71							•		•			•	70				
	Ш				31		_											75				
@ I10 (pad_nc)					32	L,						•				•						
(0) 11 (pad_nc)																		73				
				•	34							•						72				
					35													71				
Property Editor ? @2	<u> </u>				76	•	•					•				•	•	τ'n				
					JU 77		_											70				
	•		•		37							•				•	•	ęΆ				
	•		•						٠	•		•	٠	•	VDD	•						
								49	5Ø	515	52 5	3	54 55	56	575	8						
	ľ		•									•		5.	7=vc	d						
≡mouse L: showClickInfo()							M: s	chHi	Mou	sePop	Up()								R: scl	nHiMou	isePop	Up()
4(16) Rotate Left																					md: Se	1: 0

Figure 189: Initial schematic view of the pad frame.

Modify the used pads in the pad frame (both schematic and layout), from "pad_nc" to "pad_in" or "pad_out".



Figure 190: Add input pads in schematic.

🕞 Virtuoso® Schemat	tic Editor >	KL Editing: s	simple Frame	1_38 schen	natic Confi	g: simple Frame1_38 pl = 🔺 🗙
Launch <u>F</u> ile <u>E</u> dit <u>V</u> iew <u>C</u> rea	ate Chec <u>k</u> O <u>p</u>	otions <u>M</u> igrate	<u>W</u> indow NCSU <u>H</u> e	lp		cādence
🗅 🗁 🖬 🖬 🗍 💠 (0 🖂 🗙	🛈 Ty 🛤	৩ ৫ <u>4</u> ≷ - ়	r r IIQ	۹ ۹ 🔣	1 1 🚈 🛥 🖻
😋 ▾ ◯ ▾ 🖸 👩 Work	kspace: Constra	aints 🔽		⊐ <u>k</u> ; 1, ₆ -ng	T , E, C	🕻 Search 🧧 🔻
Navigator ? 🗗 🗙						Constraint Manager ? 🗗 🗙
🍸 Default 🔽 📖					• •	🔲 🕞 🕶 ⊨ 🕶 🛄 🕶 🖌 🐊 🛛 »
🔍 Search 📃 🔻						Editing: constraint
Name <u>^ / </u>						Show: 🍸 All 🔽 📖
					• •	Y Type (0) - 🙈 🔔 🤸 📋
						- rrane1_30 (0)
					• •	
0 18 (pad_gnd)				*7-and		
		15 14 1	3 12 11 10 9	7 - gilu 8 7 6		
		•		GND	• •	
- 0 114 (pad_nc)						- yinassiso) - V - 📲 ×
	27				79	inputs:
	*28 *	·			78	in0<0> 54
	20		Select Ma	ister	77	in0<1> 53
	 30	• Librai	'Y: UofU_Pads		76	in1<0> 52
@ 123 (pad_in) @ 124 (pad_in)	+31 +	Cell:	pad_out		75	
0 125 (pad_nc)	32	View:	symbol			outputs:
127 (pad_in)		.		OK Ca	ncel ·	out_r<1> 12
@ 128 (pad_in) @ 129 (pad_nc)	.34 .]			. 72	
0 130 (pad_nc)	35				71	~
Ior (pad_nc)	·36 ·				· 7ø	~
] ⊱… (@) 133 (pad_nc)	37				69	~
Property Editor ? # ×	•= •		<u>, n'n'n'n</u>		• •	~
InterfaceLa Mon Apr 14			$\left \uparrow \right \uparrow \left \uparrow \right \uparrow \left \uparrow \right $	• VDD •		~
partName pad_nc □		49 50 5	1 52 53 54 55	56 57 58		~
territorivame territorivame territorivame (various)				57=vdd	• •	~
Master <u>s pad nc syr</u> Origin (various)						~
						~
					•••	<ten 11,0-1="" all<="" td=""></ten>
					•	
					• •	
	4					
mouse L: showClickInfo()			M: schHiMous	ePopUp()		R: schHiMousePopUp()

Figure 191: Add output pads in schematic.



Figure 192: Add input pads in layout.



Figure 193: Add output pads in layout.

Add pins to pad frame (both schematic and layout). The pad frame works like a wraparound. The external pins of the pad frame (e.g. "Frame1_38") have the same name as the chip layout (e.g. "gpca40p"), and the internal pins of the pad frame connecting the chip layout use original names affixed by "_i" (Hence e.g. "clk" becomes "clk_i.) This procedure is shown in Figure 194 to Figure 207.

"" ×	→ Virtuoso® S	chema	tic Edi	tor XL	Editing	j: simj	ole Fr	ame1	38 sch	nemat	ic C	onfig: s	simple	Frame1_3	8 pl – 🗖	۴×
ence	<u>L</u> aunch <u>F</u> ile <u>E</u> dit	<u>V</u> iew <u>C</u> re	ate Che	c <u>k</u> O <u>p</u> tion	s <u>M</u> igrat	e <u>W</u> indo	W NCS	SU <u>H</u> elp							cāder	nce
N N		. A	0 🕅	× n	T/ F	a 💊	<i>è</i> =	1 - T	T			R 1	1.	1 abc 👝		
		S Wor	ksnace:	Constraints	7				•	T a			arch			
. "	Novinator	2 - 2	Kopace. (Constraints					N 41	No No	1 -4		Como		6	2 -
$ \geq $	Mavigator Dofoult											\geq	Cons	uraunt Manayer		
	Perault O Securit							• •				•		⊨ • • <u>₽</u> • •	 M M	»
	Namo												Editing	: constraint		
	IValle [@] I21 (pad_vdd)							• •				•	snow:	Y All		
	@ I22 (pad_nc)												Y Er	Type (0) 📼 🛃	⊾ ×	
													,	aner_30 (0)		
								• •								
	0 128 (pad_in)							• •	7=gind			•				
					15 14	13 12	1 10	098	76							
	@ I31 (pad_nc)			• •		Î	Î.	T''	GND			•				
					<u> </u>	_ <u>_</u>	11	· ·	ĻĻ							
	@ I34 (pad_nc)	_	27								79					
- pina	assiso) - V -	⊮ * ×	·28	• •				• •		•	ŻR	•				
clk	11		20								77					
in0<0>	> 54		,23 30	· ·				• •		•	- 4/ - 76	•				
in1<0	> 53 > 52		.74	<u>⊢</u> .							70					
in1<1>	> 55		- 31								1/2	_				
			.32	L								•				
exter	nal outputs:									• -	-75					
out_r	<1> 12		.34	• •				• •		٠	72	•				
			35								71					
inter	nel outputs:		` 36	• •				• •		•	7ø	•				
CLK_1	-0> 54	Ē	.37			• 1.	I. I.	. <u>1</u>			<u>6</u> 9					
in0_i	<1> 53	1				<u>II</u>										
in1_i	<0> 52				•	1	<u> </u>	<u>. [.</u>	VDD +			•				
in1_i∢	<1> 55				49 50	51 52	53 54	1 55 56	57 58							
inter	nal inputs:							•	7=vdd			•				
out_r	_i<0> 73															
out_r	_i<1≥ 12															
								• •								
~																
~								• •				•				
VIS	SUAL BL21,10	Bot														
												•				
			<													
⊃opUp()	immouse L: showClickIr	nfo()					M: schH	liMouseP	opUp()					R: schH	liMousePop	oUp()
Cmd:	4(16) >														Cmd: Se	el: 0 📘

Figure 194: Add pins to the pad frame in schematic.



Figure 195: Add pins to the pad frame schematic (detailed view).

Same for the layout by tapping the ports with pins

•	Create Shape Pin 🛛 🛃 🕺 🕹					
Connectivity	● strong ⊖ weak					
Terminal Names	n0<0> in0<1> in1<0> in1<1> Physical Only 🗹					
🔲 Keep First Nar	ne X Pitch 0 Y Pitch 0					
Display Terminal Name Display Terminal Name Option						
🔲 Create as ROE) Object					
Name	rectO					
Mode	💿 rectangle 🔾 dot 🔾 polygon 🔾 circle 🔾 auto pin					
I/О Туре	💿 input 🔾 output 🔾 inputOutput 🔾 switch					
	🔾 jumper 🔾 unused 🔾 tristate					
Snap Mode	orthogonal 🔽					
Access Direction	🗹 Top 🗹 Bottom 🗹 Left 🗹 Right					
	🗹 Any 🔲 None					
	Hide Cancel Help					

Figure 196: "Create Shape Pin" Window of Virtuoso.



Figure 197: Add pins to the pad frame layout (detailed view).



DRC, Extract, LVS to make sure no rule is violated.

Figure 198: Start DRC from Virtuoso Layout Suite.

✓ Virtuoso® 6.1.5 Log: /home/yudi/CDS.log	- e* ×
Elle Iools Options Help	cādence
executing: saveDerived(geonAndNot(ca_metall) errNesg)	A.
executing: drc(viaEdge (width < (lambda * 2.0)) errNesg)	
drc(viaEdge (sep < (lambda * 3.0)) errMesg)	
executing: drc(via (area > ((lambda * 2.0 * (lambda * 2.0)) * (lambda * 0.1 * (lambda * 0.1))))	
executing: drc(metal1Edge viaEdge (enc < (lambda * 1.0)) errHesg)	
executing: saveDerived(geonAndNot(via_metall) errNesg)	
executing: drc(metal2Edge (width < (lambda * 3.0)) errNesg)	
drc(metal2Edge (sep < (lambda * 3.0)) errMesg)	
drc(metal2Edge (notch < (Lambda + 3.0)) errMesg)	
executing: drc(metal2Edge viaEdge (enc < (lambda * 1.U)) errHesg)	
executing: saveuerived(geomanduot(via metal2) erimesg)	
executing: bondingulass = geominside (glass pad)	
Proversing (generating (generating (glass pau))	
executing: saveperive((geomstradule(grass pdu)) executing: Rendinged - rendendWat(exerciseSize(RendingClass 6.0) rendendelase(RendingClass))	8
executing. Brokendard – geolaminatorygeolarise (Brokendards 6.0) renewala (Brokendards)	
execution: Pad = geomminoPad ProbePad	
university, see - geometer (extending on account of)	
imouse L: mouseSubSelectPI/) M:	B:

Figure 199: Report of successful DRC.



Figure 200: Start Extract from Virtuoso Layout Suite.

• V	irtuoso® 6.1.5 - Log: /home/yudi/CDS.log	- e* ×
Eile Tools Options Help		cādence
executing: saveInterconnect([slgRes "res_id")) executing: saveInterconnect([slgRes "res_id")) executing: saveInterconnect([slgRes "res_id")) executing: saveDerived[netall "stall" "net") cell_view) executing: saveDerived[netall "stall" "net") cell_view) Extraction startedThe Nov 10 22:57:14 2015 completedThe Nov 10 22:57:14 2015 completedThe Nov 10 22:57:14 2015 councile view of the view of the view of the view of the view Total errors found: 0 saving rep simple/Framel_38/extracted Getting layout propert bagGetting layout propert bag	******	
40	III	
Imouse L: showClickInfo(_leiLMBPress()	M: ivHiExtract()	R: _IxHiMousePopUp()





Figure 202: Start LVS from Virtuoso Layout Suite.

-	Artist LVS		- e ^x ×
Commands <u>H</u> e	lp	A.	cādence
Run Directory	LVS		Browse
Create Netlist Library	✓ schematic simple	✓ extracted simple	
Cell	Frame1_38	Frame1_38	
View	schematic	extracted	
	Browse Sel by Cursor	Browse	el by Cursor
Rules File	divaL∀S.rul		Browse
Rules Library	☑ UofU_TechLib_ami06		
LVS Options	✓ Rewiring □ Create Cross Reference	📃 Device Fixin ⊻ Terminals	ıg
Correspondence	File 🔲 imple/virtuoso/	/lvs_corr_file	Create
Switch Names			
Priority 0	Run background 🗖		
Run	Output Error Display	Monitor	Info
Backannotate	Parasitic Probe Build	l Analog 🛛 🖁 B	uild Mixed
18 HelpAction			

Figure 203: "Artist LVS" window of Virtuoso.



Figure 204: "Artist LVS" successful LVS prompt.

👻 Virtuoso	o® Schematic E	ditor L	Editing: simple Frame1_38 schematic	– 🖉 ×
<u>L</u> aunch <u>F</u> ile <u>E</u> dit <u>V</u> iew <u>C</u> reate	te Chec <u>k</u> O <u>p</u> tions <u>M</u>	igrate <u>W</u> ir	ndow NCSU <u>H</u> elp	cādence
🗅 🗁 🖬 🖬 🗐 🗖 🛄	nstance	1		abc 🗝 📰
	<u>/</u> ire (narrow) /ire (wi <u>d</u> e)	W Shift+W	🖥 🗔 🛛 🖏 🦎 🖓 🕫 🎝 📾 🔤 🔍 😪 Search	-
Navigator ? 🗗 📥 W	/ire Na <u>m</u> e	L		\sim
🍸 Default 🔤 🕻 🛛 🖤	/ir <u>e</u> Stubs and Names	Space	••••••••••••••••••••••••••••••••••••••	• •
🔍 Search 🔽 Ne	let E <u>×</u> pression		15 14 13 12 11 10 9 8 7 6	
Name 🔷 Pi	ijn	P		
🖶 陓 14 (pad_out) 🛛 🛛 🗄	lock	Shift+I		
⊕ 🦰 15 (pad_in) M	1apping Schematic			
\oplus \bigcirc 121 (pad_vdd)	<u>ellview</u>	•	From ONIview. · · · · · · · · · · · · · · · · · · ·	
⊞ 🦰 I23 (pad_in)	older Dot		From Pin List	
⊞- 124 (pad_in) №	<u>i</u> ute Istohoord		From Instance · · · · · · ·	• •
⊕ 🦰 128 (pad_in)	rohe		76	
⊕ 🦰 132 (pad_out)	1 <u>u</u> ltiSheet		· · · · · · · · 75 ·	• •
	52			
@ I2 (pad_nc)		· •	•••••••••••••••••••••••••••••••••••••••	• •
			72	
		· ·		
Property Editor ? 🗗 🗙	· · · ·	· .		
	36		////	
	· · · · ³⁷		· · ·],],], ·], · · .] ⁵⁹ ·	
			37-Vdd	
mouse L: showClickInfo0		M	schHiMousePopLp0 R· <	chHiMousePopUp0
6(20) From Cellview		191.		Cmd: Sel: 0

Generate symbol for the pad frame.

Figure 205: Create symbol view from schematic view.

•	Cellview From Cellview	⊮" ×
Library Name	simple	Browse
Cell Name	Frame1_38	
From View Name To View Name	schematic 🔽	
Tool / Data Type	schematicSymbol 🔻	
Display Cellview Edit Options	⊻ ⊻	
	OK Cancel Defaults	Apply Help

Figure 206: "CellView from CellView" window of Virtuoso.



Figure 207: Final symbol view of the pad frame.

e) Final Chip Assembly (Add Pad Frame)

With both the core of the chip ("simple") and the pad frame (modified "Frame1_38") are ready, creating a new cell to put them together. This procedure is shown in Figure 208 to 224.

Create a new Cell View (I call it "gpca40p_final").

 Library Manager 	: Directoryt/cds/gpca40p_mux/cds/virtuoso	- ⊮" ×
<u>Eile E</u> dit <u>V</u> iew <u>D</u> esign Manager <u>H</u> elp	cā	dence
New ↓ Library Open (Read-Only) Ctrl+O Open (Read-Only) Ctrl+R Calegory Calegory Code Defaults Save Defaults Save Defaults Ogen Shell Window Ogen Shell Window Ctrl+P Exit Ctrl+X NCSU_TechLib_tsmc03d NCSU_TechLib_tsmc04_4M2P UorU_Digital_v1_2 UorU_Digital_v1_2 UorU_TechLib_ami06 basic cdsDefTechLib gpca40p	Cell View gpca40p symbol Frame1_38 extracted gpca40p_final iayout schematic schematic symbol yudi@MBP112	Size 1. 28 28 3
Messages Log file is "/home/yudi/Project/cds/gpca40p_mux/cds/v	virtuoso/libManager.log".	

Figure 208: Create new "Cell View" from Virtuoso Layout Suite

*	New File ⊮" ×					
_ File						
Library	gpca40p 🧧					
Cell	gpca40p_final					
View	schematic					
Туре	schematic 🔽					
Application						
Open with	Schematics L					
🔲 Always use th	is application for this type of file					
Library path file						
)ject/cds/gpca	40p_mux/cds/virtuoso/cds.lib					
Ok Cancel Help						

Figure 209: "New File" window of Virtuoso.

Instantiate both the core of the chip ("gpca40p") and the pad frame (modified "Frame1_38") (by pressing "I" to instantiate instances).



Figure 210: Create the final schematic view.



Figure 211: Routed schematic view.

Then add the pins.

🝷 pinassiso) - V = 🖉 ×	· · · · ·	Ado	l Pin	 ⊮ [#] ×
external inputs: clk 11	Pin Names	clk in0<0>	in0<1> in1<0>	in1<1>
in0<0> 54	Direction	input	Bus Expansion	🖲 off 🔾 on
in1<0> 52	Usage	schematic 🔽	Placement	🖲 single 🔾 multiple
	Signal Type	signal 🧧		
external outputs: out_r<0> 73	Attach Net Expres	sion: 💿 No 🔾	Yes	
out_r<1> 12	Property Name			
internel outputs:	Default Net Name			
$in0_{i<0>}$ 54	Font Height	0.0625	Font Style	stick
$in1_i < 0 > 52$	🛛 🕰 Rotate	A Sideways	Upside Down	Show Sensitivity >>
inl_i <l> 55</l>			Hide Canc	el Defaults Help
internal inputs: out r i<0> 73				
out_r_i<1> 12				
~ VISUAL BL6,6 All				

Figure 212: "Add Pins" window of Virtuoso.



Final schematic view is shown below.

Figure 213: Final schematic view.

Then create the final layout view from the schematic.

	🝷 Startup Option 🗳 🛛 🚽
	Physical Implementation Startup Options
	● Create New ○ Open Existing
	Configuration Create New Open Existing Automatic
	OK Cancel Help
Figure 214	: "Startup Option" window of Virtuoso.
•	Cellview From Cellview 🛃 🛃 🗙
Library Name	gpcc40p Browse
Cell Name	gpca40p_final
From View Name To View Name	schematic 🔽
Tool / Data Type	schematicSymbol
Display Cellview	¥
Edit Options	✓
	OK Cancel Defaults Apply Help

Figure 215: "Startup Option" window of Virtuoso.

In the new empty layout view

Virtuoso® Layout Suite XL	Editing: sir	mple simple_final l	ayout	- * ×
Launch <u>File Edit View Create Verify</u> Co <u>n</u> nectivity <u>Options Too</u>	ls <u>W</u> indow Opt	ti <u>m</u> ize <u>P</u> lace Floorpl <u>a</u> n <u>F</u>	<u>R</u> oute <u>H</u> elp	cādence
📔 🗁 🍖 💠 🖾 🛄 😐	abc	, 1 4	» 🔍 » Workspace	: Classic 🔽 »
	lect:0	:0 Sel(N):0 Sel(l):0 Sel(O):0 X:-10.8000 Y:9.7500	dX:1045.9500 »
lavers ? • × • • • • • • • • • • • • • • • • •	•			
AV NV AS NS Check	,	All From Source.		🎽
	ي 🖻 :	Selected From Source		
metal2 drawing T Define Device Correspo	ndence 🐁 !	<u>Place</u> As In Schematic		
Y All Valid Layers	& :	<u>C</u> lones		
Used Layers Only		Chained <u>D</u> evices		
🔍 Search 🔤 👻 🔤 🖉 🖉	1 I	<u>F</u> olded Devices		
∧ Layer Purpose V S ∧				
🜌 nwell drawing 🗹 🗹				
active drawing 🗹 🗹				
📷 pact drawing 🕑 🕑				
nsel drawing 🔽 🗹				
psel drawing 🔽 🗹				
elec drawing 🗹 🗹				
📷 met drawing 🗹 🗹				
🗱 met drawing 🗹 🗹				
🖉 met drawing 🗹 🗹 🕐 🕐 🖓				• • •
via drawing 🗸 🖌				
👿 via2 drawing 🗹 🗹				
🎹 glass drawing 🗹 🗹 👘 👘 👘 👘				· · · · =
🔽 high drawing 🗹 🗹 🚽 👘 and a second				
🖾 noipe drawing 🗸 🗸		• · · · • • ·		• • •
🔀 pad 🛛 drawing 👿 👿				
🔲 text drawing 🗹 🗹 👘 👘 🖉 🖉				
🔤 res_id drawing 🗹 🗹 🔄 👘 🖉 👘 🖉				
Objects ? E ×				
Object V S		• • • • • • •		• •
🕒 Shapes 🗹 🗹 🖉 👘 🖉 🖉				
- Donut V =				
Label 🗹 🗹 🛑 da				
Path 🗹 🗹				
Polygon		· · · · · · ·		• • •
Other Sh 🗹 🗹 🛛 🗤 🖉 🖉 🖉				
– Instances 🗹 🗹				
- Mosaic V				
Pins 👿 🔽 🔹 en		• • • • • •		• • •
Objects Guides		1111		
I 🏔 🍁 🗄 💭 🐈 🔀 😂 🗎 🌫 🗗 🖪 💽	🕒 👬			
📲 着 🍓 🔗 🖄 🖥 🌌 👬 🏄 🔹				
mouse L: showClickInfo() _leiLMBPress()	schZoomFit(1.0	0.9)	R: _	IxHiMousePopUp()
10(25) >				Cmd:

Figure 216: Start "Generate Layout" of Virtuoso.



Figure 217: "Generate Layout" window of Virtuoso.

Then place the pad frame ("Frame1_38") inside the "PR Boundary", and the core of the chip ("gpca40p") inside the pad frame.



Figure 218: Component placement in Virtuoso.



Connect the "add!" (Pad 57) and "god!" (Pad 7) to the power ring.

Figure 219: Connect the "add!" (Pad 57) and "god!" (Pad 7) to the power ring.

Then invoke Automatic Routing.

• A	utom	atic R	outir	ng	- e ²			
Operate on								
⊖ Selected Set			🖲 Cell	View				
Style	e	evice Le	vel			-		
Default Constraint	Group vi	irtuosoDe	efaultEx	tractorSetup		-		
- Routing and Tap	ier Layer	rs						
Top Layer: metal3 🔽 Bottom Layer: poly 🔽								
Use Grid								
Manufacturing	g		🔾 Rou	ting				
Special Block	kage Tre	atment						
Treat as Minip	mum Wid	th	0	Treat as Mir	imum Space	e		
🔲 Ignore Blocka	□ Ignore Blockage Spacing ☑ Ignore Routespec Spacing							
Route Nets of Type	9		Nets			-		
Net Options				Option	ns			
Miscellaneous								
Attempt to Use	e Double	Cut Vias	з 🔲 т	aper Pin Wic	lth			
Autorouter Extracti	on			Option	ns			
Sequence								
Step	Options	Scheme	Run	Checkpoint	Save	-		
Initialize	Edit	Default	•	C	С			
Global Route	Edit	Default	С	c	С			
Local Route	Edit	Default	С	c	С			
Conduit Route	Edit	Default	С	С	С			
Detail Route	Edit	Default	•	С	С			
Refinement	Edit	Default	•	•	С			
		(Write	Script 🛛	in Clos	se		

Figure 220: "Automatic Routing" window of Virtuoso.

The following is the final layout. Fill the empty space with poly fills to meet minimum polysilicon density required by AMI05 [35].



Figure 221: Final layout in Virtuoso.

DRC, Extract, LVS. They should give no error or warning.

-	Virtuoso® 6.1.5 - Log: /home/yudi/CDS.log	- ** ×
<u>F</u> ile <u>T</u> ools	Options Help	cādence
executing: executing: executing: executing: executing: DRC started complet CPU TIN Total en Frame1_38	<pre>drc(highresEdge geon0eEEdge(geonAndNot(elec geonButting(elec elecHighres))) (sep < (saveDerived(geonAnd(elecHighres weeL)) * (SUMOS Thel 2?) (Sinore == 2)) errM saveDerived(geonAnd(elecHighres real). * (SUMOS Thel 2?) (Sinore == 2)) errM saveDerived(geonAnd(elecHighres real). * (SUMOS Thel 2?) (Sinore == 2)) errM saveDerived(geonAnd(elecHighres trive) * (SUMOS Thel 2?) (Sinore == 2)) errM drc(elecHighresEdge (not (Amabda * 7.0)) errHesg) drc(elecHighresEdge (not (Amabda * 7.0)) errHesg) drc(highresEdge (not (Amabda * 7.0)) errHesg) drc(highresEdge (not (100 (Amabda * 7.0)) errHesg) drc(highresEdge (not (100 (Amabda * 7.0))) errHesg) drc(highresEdge (not (100 (Amabda * 7.0)))) errHesg) drc(highresEdge (not (100 (Amabda * 7.0))))) errHesg) drc(highresEdge (not (100 (Amabda * 7.0)))) errHesg) drc(highresEdge (not (100 (Amabda * 7.0)))))) drc(highresEdge (not (100 (</pre>	
f		
mouse L: sh	nowClickInfo()_leiLMBPress() M: IvHiDRC()	R: _IXHiMousePopUp()
f Imouse L: sh	nowClickInfo0_LeiLMBPress() M: INHIDRC()	R: _kHiMousePopUp(

Figure 222: Report of successful DRC.



Figure 223: Report of successful Extract.



Figure 224: "Artist LVS" successful LVS prompt.

f) Export GDSII Stream File ("simple_final.gds")

This procedure is shown in Figure 225 to Figure 230. This is the file to be sent for fabrication.

This is the file to be sent for fabrication.



Figure 225: Start "Stream Out" from Virtuoso Layout Suite.

Stream File	gpca40p_final.gds	
Technology Library	UofU_TechLib_ami06	
Library	gpca40p	
Top Level Cell(s)	gpca40p_final	
View(s)	layout	
Show	Dptid _{is} s Save Template Load Template	

Figure 226: "Show Options" in "XStream Out" window of Virtuoso.

"Show Options", then tab "Layers", "Load ..."

	Virtuoso (R) XStream Out	¥.
Stream File	gpca40p_final.gds	Ì
Technology Library	UofU_TechLib_ami06	
Library	gpca40p	
Top Level Cell(s)) gpca40p_final]
View(s)	layout]
Hide	Options Save Template Load Template	
General	Calle Fonte Geometry Javers Libraries Properties	
General	Cella Fonta debineny Edyoto Eloranes Fropenies	
	Add R	ow
	Del Ro	w
4		ww

Figure 227: "Load..." in "XStream Out" window of Virtuoso.

 Choose the file(s) 	[⊮] * ×
Look in: (=/home/yudi/Project/cds/simple/virtuoso	3 0 1 🖻 🖽 🔳
Computer yudi Valia Val	Size Type Yolds File Size bytes File Size bytes File Size bytes Iog File 10 KB def File 14 KB xml File 237 bytes File 1 KB v File 679 bytes Iog File 654 bytes cdslF 23 KB Iog File 2 KB rul File 655 bytes do File 729 bytes Iog File 1 KB lib File 2 KB simrc F 1 KB indlFi 3 KB Iod
File <u>n</u> ame: streamOutLayermap	<u>O</u> pen
Files of type: All Files (*)	

Select "streamOutLayermap" then hit "Open"

Figure 228: Choose file for the "XStream Out".

Click "Translate".

	ream rile	gpca4up_final.gds							
Te Lik	chnology orary	UofU_TechLib_ami	06						
Lik	orary	gpca40p							
То	Level Cell(s) [gpca40p_final								
Vi	ew(s)	layout							
C	Hide C	options	Save Ten	nplate	Load Te	mplate			
itn	eamOut Option	S							
(General C	Cells Fonts	Geometry	Layers	Libraries F	Properties			
	_ Layer Name	Purpose Name	Stream Layer	Stream Datatype	Material Type	-			
1	nwell	drawing	42	0					
2	pwell	drawing	41	0					
3	nactive	drawing	43	0		Add Row			
4	pactive	drawing	43	0					
5	active	drawing	43	0					
6	nselect	drawing	45	0		Del Row			
7	pselect	drawing	44	0					
8	poly	drawing	46	0		7			
\leq						_			
٢L	ayer Map File								
	Load S	ave As	Ise Automatic Lay	er Mapping					

✓ Show Completion Message Box Translate Cancel Apply Reset All Fields Help Figure 229: "Translate" in "XStream Out" window of Virtuoso.
It should produce no error and the only warning is about "nodrc:drawing" (and a possible overwriting existing file warning).

	Vir	rtuoso (R) XStream Out		K _N
Stream File	anca40n final a	de			
Technology	gpcdrop_mong	uo 			
Library	Uoto_Techrib_a	.m106			
Library	gpca40p				
Top Level Cell(s) gpca40p_final				
View(s)	layout				
Hide	Options	Sav	ve Template	Load Templat	te
StreamOut Opti	ons				
3 nacti 4 pacti	drouting	42		_	ий гүрж
	diawing	40	0		
g nselect	drawing	45	U		Del Row
7 pselect	drawing	44	0		
	drawing	46	0	-	
8 poly					
8 poly Layer Map Fil Load	Bave As	Use Automati	C Layer Mapping	N	

Figure 230: "Stream out translation complete" successful prompt.

Design Submission

In this section, the procedure for MOSIS submission with the MOSIS Educational Program (MEP) is given as a reference. More information is available in documents from MOSIS [37], and adapted from [38].

1) Fill in "MOSIS New Project Request Form":

Run Type: Shared IC Fabrication Run

Design Rules: Scalable CMOS

Technology: SCN3M_SUBM (if the second layer of poly is not used);

SCN3ME_SUBM (if the second layer of poly is used).

Design Name and Password

Export Control: Standard

Substrate: none

Needs Library Installation: No

IP Included: none

Fill Authorized: Yes

Foundry: On Semi

Intended Disposition: Research

Design Size X and Y: Size including pads

Pad Count: How many pads used in the design (including signals and power)

Quantity Packaged: 5

Package Name: Depends on the design

Rotation in Package: None

Bonding Diagram Supplier: MOSIS

Downbond Locations: None

Quantity Unpackaged: 0

2) Fill in "Fabricate Form":

Go to Project Request -> Fabricate

Layout Transfer Method: I will upload layout via secure web form (HTTPS)

Compression/Encryption: Uncompressed

Generate the checksum and Count for the GDS file (Figure 231)

Layout Status: Final

Layout Format: GDS

Top Structure: the name of the top-level (e.g. "simple")

[yudi@MBP112 virtuoso]\$cksum gpca40p_final.gds 2944778210 4214784 gpca40p_final.gds Figure 231: Generating checksum with GNU cksum

Results

The extended new design achieves higher throughput then the original design while fully meets the design constrains. The result is summarized in Table 8. The design has been sent to MOSIS for fabrication.

	Original	Extended
Maximum delay (ns)	44.13	14.24
Maximum frequency (MHz)	22.7	70.2
Maximum throughput (million operations per second)	22.7	70.20

Table 8: Implementation Summary of the Pipelined Design

Conclusion

In this chapter, the concept of pipelining is briefly discussed. The original pipeline array does not discuss the implementation of the intermediate stage registers used in the pipeline array. This is a merely a combinational circuit. This array is improved to include intermediate stage registers. Instead of a pure combination circuit, it is now a sequential circuit and this circuit also has a clock. Such an improvement will help in the development of advanced pipelined arithmetic processors. The array is also implemented on FPGA and VLSI. The design has been sent to MOSIS for fabrication. The behavior Verilog code for this design is listed in the Appendix.

CHAPTER 5 SUMMARY AND CONCLUSION

Introduction

In this thesis, a VLSI implementation of a generalized pipeline array has been discussed and detailed procedure for the implementation is included. The procedure requires the simulation on FPGA. The approaches for extending the array so as to meet 40-pin requirements of the MOSIS design are discussed. The parameters such as expected delays, size, and memory have been met in the design. Then the original design is further extended for pipelining operation. The design has been sent to MOSIS for fabrication. The chip will be tested once we get the fabricated chip back.

Summary and Conclusion

A generalized pipeline array appeared in IEEE transaction in 1974. The array appeared in a few textbooks on computer arithmetic. From time to time, a number of papers appeared which reflected the modifications of this array. The objective of this thesis is to present the design and VLSI implementation of this array. The array can add, subtract, multiply, divide, square and square root of binary numbers. In this thesis, we suggest various extensions upon the original design, and step-by-step procedures by which the design can be sent to MOSIS and to get the fabricated chip back.

In Chapter 2, the array has been extended from 5 rows to 7 rows so that the extended operations can be performed. In particular, a procedure is developed by which the design and the implementation methodologies are suitable for 40 pin and 500 nm technologies.

In Chapter 3, an algorithm has been developed by which one can predict and advance the maximum size and performance of the array. A procedure for VLSI implementation of such a design using such an algorithm is also given.

In Chapter 4, the extension of pipelining is conducted based on the original design to increase data processing throughput. A procedure for VLSI implementation of the pipelined design is also given.

In particular, in order to achieve the following operations, the parameters of the design are listed in Table 9. The derivation process is given in the thesis.

It is hoped that the design and implementation done here will go a long way in the development of arithmetic units of advanced processors.

Operations	# of bytes	# of rows	# of cols	Area (µm ²)	
Multiply	1	8	17	523060	
Divide	2	8	17	523060	
Square	1 by 1	8	17	523060	
Square root	2 by 1	9	19	647571	

 Table 9: Result of Extended generalized pipeline cellular array

Contribution

The main contributions of this thesis are:

1. The review of existing literatures with the view to develop advanced arithmetic processors. Such processors can possibly be used in future computers.

2. Development of algorithms which can improve the design of arithmetic processors based on the number of rows or columns with a view to have a specified chip area and the number of input/output pins.

3. Extension of pipeline arrays so as to include pipelined part.

4. Development of unified procedure for VLSI implementation of chips which can be sent to MOSIS for fabrication and get the fabricated chip back and tested. Please note that the developed procedure herein works if the Verilog code is synthesizable. Future efforts are needed so as to decide in advance whether the code is synthesizable or not. If not, the code can be modified so as to be synthesizable.

This thesis first introduces the generalized cellular pipeline array, followed by analysis of various extensions of the original design, which makes the design more suitable for modern arithmetic processors, including extension from the original 5-row design to 7-row design (and any number of rows beyond), an algorithm developed to estimate the maximum number of rows in advance with given technology constrains, and an optimized pipeline implementation based on the original design. These designs can be used as the arithmetic unit within a project, and it also provides references for modern arithmetic processors designs.

The second part of this thesis introduces a step-by-step procedure by which the VLSI

implementation is carried out, using the generalized cellular pipeline array as a case study in this process. This design and implementation procedure can serve as a reference material for VLSI designers and students in digital design courses in universities.

Problems for Future Work

Due to the scope of this thesis, since the requirement of timing is not demanding, no timing analysis and optimization during physical implementation is conducted. To further optimize the operation of the pipeline array, timing analysis and optimization is to be conducted in the future.

Due to the technical constrains when conducting this thesis, only 500 nm technology is available. In addition, the chip area is limited to 1500 μ m by 1500 μ m and the pin count is limited to 40 pins. When new technologies are available in the future, the estimation algorithm is to be extended to adapt the new technologies.

Due to the scope of this thesis, since the requirement of timing is not demanding, the pipeline is not fully balanced and optimized. To further optimize the operation of the pipeline array, techniques such as timing analysis are to be incorporated to further optimize the operation of the pipeline.

Problems such as "parallelism versus pipelining, help of FPGAs in parallelism, using 2 Spartan 3s in parallel" are also possible works of future study.

APPENDIX A Verilog Code for the 7 Row Extension

```
// Verilog implementation of "A GENERALIZED PIPELINE CELLULAR
ARRAY" by
// Harpreet Singh, Shashank Kamthan, Dharma Agarwal, Lubna
Alazzawi
// All codes here are imitating what's described in the papers
given by Dr. Singh, and it is claimed by Dr. Singh to be at least
useful at all
// top-level entity: "gpca"
// arithmetic cell
module ac
(
input wire A, B, C, X, F, C1,
output wire S, D, E, CO
);
assign S = ((A ^{(B \land X)} ^{(C1)} \& F) | (A \& \sim F);
assign CO = ((B^X) \& (A | C1)) | (A \& C1);
assign D = C \& (B | F);
assign E = B | (C \& F);
endmodule
module cc
(
input wire X, P, CO,
output wire F
);
assign F = (CO \& X) | (P \& ~X);
endmodule
module gpca
(
input wire
                  Χ,
input wire [1:7] P,
input wire [1:9] B, C,
input wire [1:14] A,
output wire [1:7] F,
output wire [1:15] S
);
wire [1:7] FI;
```

```
wire [1:3] C1;
wire [1:5] C2;
wire [1:7] C3;
wire [1:9] C4;
wire [1:11] C5;
wire [1:13] C6;
wire [1:15] C7;
wire [1:3] S1;
wire [1:5]
            S2;
wire [1:7]
            S3;
wire [1:9] S4;
wire [1:11] S5;
wire [1:13] S6;
wire [1:15] S7;
wire [1:3] D1;
wire [1:5] D2;
wire [1:7] D3;
wire [1:9] D4;
wire [1:11] D5;
wire [1:13] D6;
wire [1:3] E1;
wire [1:5] E2;
wire [1:7] E3;
wire [1:9] E4;
wire [1:11] E5;
wire [1:13] E6;
assign F[1] = C1[1];
assign F[2] = C2[1];
assign F[3] = C3[1];
assign F[4] = C4[1];
assign F[5] = C5[1];
assign F[6] = C6[1];
assign F[7] = C7[1];
assign S = S7;
// control cells (X,P,C0 / F)
cc cc1(X, P[1], C1[1], FI[1]);
cc cc2(X, P[2], C2[1], FI[2]);
cc cc3(X, P[3], C3[1], FI[3]);
cc cc4(X, P[4], C4[1], FI[4]);
cc cc5(X, P[5], C5[1], FI[5]);
cc cc6(X, P[6], C6[1], FI[6]);
```

```
cc cc7(X, P[7], C6[1], FI[7]);
// arithmetic cells of row 1(A,B,C,X,F,C1/S,D,E,C0)
ac ac11(.A(1'b0), .B(B[1]), .C(C[1]), .X(X), .F(FI[1]),
   .C1(C1[2]), .S(S1[1]), .D(D1[1]), .E(E1[1]),
   .CO(C1[1]));
ac ac12(.A(A[1]), .B(B[2]), .C(C[2]), .X(X), .F(FI[1]),
   .C1(C1[3]), .S(S1[2]), .D(D1[2]), .E(E1[2]),
   .CO(C1[2]));
ac ac13(.A(A[2]), .B(B[3]), .C(C[3]), .X(X), .F(FI[1]),
   .C1(X), .S(S1[3]), .D(D1[3]), .E(E1[3]),
   .CO(C1[3]));
// arithmetic cells of row 2(A,B,C,X,F,C1/S,D,E,C0)
ac ac21(.A(S1[1]), .B(1'b0), .C(1'b0), .X(X),
   .F(FI[2]), .C1(C2[2]), .S(S2[1]), .D(D2[1]), .E(E2[1]),
   .CO(C2[1]));
ac ac22(.A(S1[2]), .B(D1[1]), .C(E1[1]), .X(X),
   .F(FI[2]), .C1(C2[3]), .S(S2[2]), .D(D2[2]), .E(E2[2]),
   .CO(C2[2]));
ac ac23(.A(S1[3]), .B(D1[2]), .C(E1[2]), .X(X),
   .F(FI[2]), .C1(C2[4]), .S(S2[3]), .D(D2[3]), .E(E2[3]),
   .CO(C2[3]));
ac ac24(.A(A[3]), .B(D1[3]), .C(E1[3]), .X(X), .F(FI[2]),
   .C1(C2[5]), .S(S2[4]), .D(D2[4]), .E(E2[4]),
   .CO(C2[4]));
ac ac25(.A(A[4]), .B(B[4]), .C(C[4]), .X(X), .F(FI[2]),
   .C1(X), .S(S2[5]), .D(D2[5]), .E(E2[5]),
   .CO(C2[5]));
// arithmetic cells of row 3(A, B, C, X, F, C1/S, D, E, C0)
ac ac31(.A(S2[1]), .B(1'b0), .C(1'b0), .X(X),
   .F(FI[3]), .C1(C3[2]), .S(S3[1]), .D(D3[1]), .E(E3[1]),
   .CO(C3[1]));
ac ac32(.A(S2[2]), .B(D2[1]), .C(E2[1]), .X(X),
   .F(FI[3]), .C1(C3[3]), .S(S3[2]), .D(D3[2]), .E(E3[2]),
   .CO(C3[2]));
ac ac33(.A(S2[3]), .B(D2[2]), .C(E2[2]), .X(X),
   .F(FI[3]), .C1(C3[4]), .S(S3[3]), .D(D3[3]), .E(E3[3]),
   .CO(C3[3]));
ac ac34(.A(S2[4]), .B(D2[3]), .C(E2[3]), .X(X),
   .F(FI[3]), .C1(C3[5]), .S(S3[4]), .D(D3[4]), .E(E3[4]),
   .CO(C3[4]));
ac ac35(.A(S2[5]), .B(D2[4]), .C(E2[4]), .X(X),
```

```
.F(FI[3]), .C1(C3[6]), .S(S3[5]), .D(D3[5]), .E(E3[5]),
   .CO(C3[5]));
ac ac36(.A(A[5]), .B(D2[5]), .C(E2[5]), .X(X), .F(FI[3]),
   .C1(C3[7]), .S(S3[6]), .D(D3[6]), .E(E3[6]),
   .CO(C3[6]));
ac ac37(.A(A[6]), .B(B[5]), .C(C[5]), .X(X),
                                               .F(FI[3]),
   .C1(X), .S(S3[7]), .D(D3[7]), .E(E3[7]),
   .CO(C3[7]));
// arithmetic cells of row 4(A,B,C,X,F,C1/S,D,E,C0)
ac ac41(.A(S3[1]), .B(1'b0), .C(1'b0), .X(X),
   .F(FI[4]), .C1(C4[2]), .S(S4[1]), .D(D4[1]), .E(E4[1]),
   .CO(C4[1]));
ac ac42(.A(S3[2]), .B(D3[1]), .C(E3[1]), .X(X),
   .F(FI[4]), .C1(C4[3]), .S(S4[2]), .D(D4[2]), .E(E4[2]),
   .CO(C4[2]));
ac ac43(.A(S3[3]), .B(D3[2]), .C(E3[2]), .X(X),
   .F(FI[4]), .C1(C4[4]), .S(S4[3]), .D(D4[3]), .E(E4[3]),
   .CO(C4[3]));
ac ac44(.A(S3[4]), .B(D3[3]), .C(E3[3]), .X(X),
   .F(FI[4]), .C1(C4[5]), .S(S4[4]), .D(D4[4]), .E(E4[4]),
   .CO(C4[4]));
ac ac45(.A(S3[5]), .B(D3[4]), .C(E3[4]), .X(X),
   .F(FI[4]), .C1(C4[6]), .S(S4[5]), .D(D4[5]), .E(E4[5]),
   .CO(C4[5]));
ac ac46(.A(S3[6]), .B(D3[5]), .C(E3[5]), .X(X),
   .F(FI[4]), .C1(C4[7]), .S(S4[6]), .D(D4[6]), .E(E4[6]),
   .CO(C4[6]));
ac ac47(.A(S3[7]), .B(D3[6]), .C(E3[6]), .X(X),
   .F(FI[4]), .C1(C4[8]), .S(S4[7]), .D(D4[7]), .E(E4[7]),
   .CO(C4[7]));
ac ac48(.A(A[7]), .B(D3[7]), .C(E3[7]), .X(X), .F(FI[4]),
   .C1(C4[9]), .S(S4[8]), .D(D4[8]), .E(E4[8]),
   .CO(C4[8]));
ac ac49(.A(A[8]), .B(B[6]), .C(C[6]), .X(X), .F(FI[4]),
   .C1(X), .S(S4[9]), .D(D4[9]), .E(E4[9]),
   .CO(C4[9]));
// arithmetic cells of row 5(A,B,C,X,F,C1/S,D,E,C0)
ac ac51(.A(S4[1]), .B(1'b0), .C(1'b0), .X(X),
   .F(FI[5]), .C1(C5[2]), .S(S5[1]), .D(D5[1]), .E(E5[1]),
   .CO(C5[1]));
ac ac52(.A(S4[2]), .B(D4[1]), .C(E4[1]), .X(X),
   .F(FI[5]), .C1(C5[3]), .S(S5[2]), .D(D5[2]), .E(E5[2]),
```

```
.CO(C5[2]));
ac ac53(.A(S4[3]), .B(D4[2]), .C(E4[2]), .X(X),
   .F(FI[5]), .C1(C5[4]), .S(S5[3]), .D(D5[3]), .E(E5[3]),
   .CO(C5[3]));
ac ac54(.A(S4[4]), .B(D4[3]), .C(E4[3]), .X(X),
   .F(FI[5]), .C1(C5[5]), .S(S5[4]), .D(D5[4]), .E(E5[4]),
   .CO(C5[4]));
ac ac55(.A(S4[5]), .B(D4[4]), .C(E4[4]), .X(X),
   .F(FI[5]), .C1(C5[6]), .S(S5[5]), .D(D5[5]), .E(E5[5]),
   .CO(C5[5]));
ac ac56(.A(S4[6]), .B(D4[5]), .C(E4[5]), .X(X),
   .F(FI[5]), .C1(C5[7]), .S(S5[6]), .D(D5[6]), .E(E5[6]),
   .CO(C5[6]));
ac ac57(.A(S4[7]), .B(D4[6]), .C(E4[6]), .X(X),
   .F(FI[5]), .C1(C5[8]), .S(S5[7]), .D(D5[7]), .E(E5[7]),
   .CO(C5[7]));
ac ac58(.A(S4[8]), .B(D4[7]), .C(E4[7]), .X(X),
   .F(FI[5]), .C1(C5[9]), .S(S5[8]), .D(D5[8]), .E(E5[8]),
   .CO(C5[8]));
ac ac59(.A(S4[9]), .B(D4[8]), .C(E4[8]), .X(X),
   .F(FI[5]), .C1(C5[10]),.S(S5[9]), .D(D5[9]), .E(E5[9]),
   .CO(C5[9]));
ac ac5a(.A(A[9]), .B(D4[9]), .C(E4[9]), .X(X), .F(FI[5]),
   .C1(C5[11]), .S(S5[10]), .D(D5[10]), .E(E5[10]),
   .CO(C5[10]));
ac ac5b(.A(A[10]), .B(B[7]), .C(C[7]), .X(X),
   .F(FI[5]), .C1(X), .S(S5[11]), .D(D5[11]), .E(E5[11]),
   .CO(C5[11]));
// arithmetic cells of row 6(A,B,C,X,F,C1/S,D,E,C0)
ac ac61(.A(S5[1]), .B(1'b0), .C(1'b0), .X(X),
   .F(FI[6]), .C1(C6[2]), .S(S6[1]), .D(D6[1]), .E(E6[1]),
   .CO(C6[1]));
ac ac62(.A(S5[2]), .B(D5[1]), .C(E5[1]), .X(X),
   .F(FI[6]), .C1(C6[3]), .S(S6[2]), .D(D6[2]), .E(E6[2]),
   .CO(C6[2]));
                  .B(D5[2]), .C(E5[2]), .X(X),
ac ac63(.A(S5[3])),
   .F(FI[6]), .C1(C6[4]), .S(S6[3]), .D(D6[3]), .E(E6[3]),
   .CO(C6[3]));
                  .B(D5[3]), .C(E5[3]), .X(X),
ac ac64(.A(S5[4])),
   .F(FI[6]), .C1(C6[5]), .S(S6[4]), .D(D6[4]), .E(E6[4]),
   .CO(C6[4]));
ac ac65(.A(S5[5]), .B(D5[4]), .C(E5[4]), .X(X),
   .F(FI[6]), .C1(C6[6]), .S(S6[5]), .D(D6[5]), .E(E6[5]),
```

```
.CO(C6[5]));
ac ac66(.A(S5[6]), .B(D5[5]), .C(E5[5]), .X(X),
   .F(FI[6]), .C1(C6[7]), .S(S6[6]), .D(D6[6]), .E(E6[6]),
   .CO(C6[6]));
ac ac67(.A(S5[7]), .B(D5[6]), .C(E5[6]), .X(X),
   .F(FI[6]), .C1(C6[8]), .S(S6[7]), .D(D6[7]), .E(E6[7]),
   .CO(C6[7]));
ac ac68(.A(S5[8]), .B(D5[7]), .C(E5[7]), .X(X),
   .F(FI[6]), .C1(C6[9]), .S(S6[8]), .D(D6[8]), .E(E6[8]),
   .CO(C6[8]));
ac ac69(.A(S5[9]), .B(D5[8]), .C(E5[8]), .X(X),
   .F(FI[6]), .C1(C6[10]),.S(S6[9]), .D(D6[9]), .E(E6[9]),
   .CO(C6[9]));
ac ac6a(.A(S5[10]), .B(D5[9]), .C(E5[9]), .X(X),
   .F(FI[6]), .C1(C6[11]),.S(S6[10]),.D(D6[10]),.E(E6[10]),
   .CO(C6[10]));
ac ac6b(.A(S5[11]), .B(D5[10]), .C(E5[10]), .X(X),
   .F(FI[6]), .C1(C6[12]),.S(S6[11]),.D(D6[11]),.E(E6[11]),
   .CO(C6[11]));
ac ac6c(.A(A[11]), .B(D5[11]), .C(E5[11]), .X(X),
   .F(FI[6]), .C1(C6[13]),.S(S6[12]),.D(D6[12]),.E(E6[12]),
   .CO(C6[12]));
ac ac6d(.A(A[12])), .B(B[8]), .C(C[8]), .X(X),
   .F(FI[6]), .C1(X), .S(S6[13]), .D(D6[13]), .E(E6[13]),
   .CO(C6[13]));
// arithmetic cells of row 7(A,B,C,X,F,C1/S,D,E,C0)
ac ac71(.A(S6[1]), .B(1'b0), .C(1'b0), .X(X),
   .F(FI[7]), .C1(C7[2]), .S(S7[1]), .D(), .E(),
   .CO(C7[1]));
ac ac72(.A(S6[2]), .B(D6[1]), .C(E6[1]), .X(X),
   .F(FI[7]), .C1(C7[3]), .S(S7[2]), .D(), .E(),
   .CO(C7[2]));
                  .B(D6[2]), .C(E6[2]), .X(X),
ac ac73(.A(S6[3])),
   .F(FI[7]), .C1(C7[4]), .S(S7[3]), .D(), .E(),
   .CO(C7[3]));
ac ac74(.A(S6[4])),
                  .B(D6[3]), .C(E6[3]), .X(X),
   .F(FI[7]), .C1(C7[5]), .S(S7[4]), .D(), .E(),
   .CO(C7[4]));
ac ac75(.A(S6[5])),
                  .B(D6[4]), .C(E6[4]), .X(X),
   .F(FI[7]), .C1(C7[6]), .S(S7[5]), .D(), .E(),
   .CO(C7[5]));
ac ac76(.A(S6[6]), .B(D6[5]), .C(E6[5]), .X(X),
   .F(FI[7]), .C1(C7[7]), .S(S7[6]), .D(), .E(),
```

```
.CO(C7[6]));
ac ac77(.A(S6[7]), .B(D6[6]), .C(E6[6]), .X(X),
   .F(FI[7]), .C1(C7[8]), .S(S7[7]), .D(), .E(),
   .CO(C7[7]));
ac ac78(.A(S6[8]), .B(D6[7]), .C(E6[7]), .X(X),
   .F(FI[7]), .C1(C7[9]), .S(S7[8]), .D(), .E(),
   .CO(C7[8]));
ac ac79(.A(S6[9]), .B(D6[8]), .C(E6[8]), .X(X),
   .F(FI[7]), .C1(C7[10]),.S(S7[9]), .D(), .E(),
   .CO(C7[9]));
ac ac7a(.A(S6[10]), .B(D6[9]), .C(E6[9]), .X(X),
   .F(FI[7]), .C1(C7[11]),.S(S7[10]),.D(), .E(),
   .CO(C7[10]));
ac ac7b(.A(S6[11]), .B(D6[10]), .C(E6[10]), .X(X),
   .F(FI[7]), .C1(C7[12]),.S(S7[11]),.D(), .E(),
   .CO(C7[11]));
ac ac7c(.A(S6[12]), .B(D6[11]), .C(E6[11]), .X(X),
   .F(FI[7]), .C1(C7[13]),.S(S7[12]),.D(), .E(),
   .CO(C7[12]));
ac ac7d(.A(S6[13]), .B(D6[12]), .C(E6[12]), .X(X),
   .F(FI[7]), .C1(C7[14]),.S(S7[13]),.D(), .E(),
   .CO(C7[13]));
                   .B(D6[13]), .C(E6[13]), .X(X),
ac ac7e(.A(A[13])),
   .F(FI[7]), .C1(C7[15]),.S(S7[14]),.D(), .E(),
   .CO(C7[14]));
ac ac7f(.A(A[14]),
                   .B(B[9]), .C(C[9]),
                                            .X(X),
   .F(FI[7]), .C1(X), .S(S7[15]), .D(), .E(),
   .CO(C7[15]));
endmodule
```

APPENDIX B Verilog Code for the Extension to Meet Design Constrains

```
// Verilog implementation of "A GENERALIZED PIPELINE CELLULAR
ARRAY" by
// Harpreet Singh, Shashank Kamthan, Dharma Agarwal, Lubna
Alazzawi
// All codes here are imitating what's described in the papers
given by Dr. Singh, and it is claimed by Dr. Singh to be at least
useful at all
// top-level entity: "gpca40p"
// arithmetic cell
module ac
(
input wire A, B, C, X, F, C1,
output wire S, D, E, CO
);
assign S = ((A ^{(B \land X)} ^{(C1)} \& F) | (A \& \sim F);
assign CO = ((B^X) \& (A | C1)) | (A \& C1);
assign D = C \& (B | F);
assign E = B | (C \& F);
endmodule
module cc
(
input wire X, P, CO,
output wire F
);
assign F = (CO \& X) | (P \& ~X);
endmodule
module gpca
(
input wire
                  Χ,
input wire [1:5] P,
input wire [1:7] B, C,
input wire [1:10] A,
output wire [1:5] F,
output wire [1:11] S
);
wire [1:5] FI;
```

```
wire [1:3] C1;
wire [1:5] C2;
wire [1:7] C3;
wire [1:9] C4;
wire [1:11] C5;
wire [1:3] S1;
wire [1:5] S2;
wire [1:7] S3;
wire [1:9] S4;
wire [1:3] D1;
wire [1:5] D2;
wire [1:7] D3;
wire [1:9] D4;
wire [1:3] E1;
wire [1:5] E2;
wire [1:7] E3;
wire [1:9] E4;
assign F[1] = C1[1];
assign F[2] = C2[1];
assign F[3] = C3[1];
assign F[4] = C4[1];
assign F[5] = C5[1];
// control cells (X,P,C0 / F)
cc cc1(X, P[1], C1[1], FI[1]);
cc cc2(X, P[2], C2[1], FI[2]);
cc cc3(X, P[3], C3[1], FI[3]);
cc cc4(X, P[4], C4[1], FI[4]);
cc cc5(X, P[5], C5[1], FI[5]);
// arithmetic cells of row 1(A,B,C,X,F,C1/S,D,E,C0)
ac ac11(.A(1'b0), .B(B[1]), .C(C[1]), .X(X),
                                                 .F(FI[1]),
   .C1(C1[2]), .S(S1[1]), .D(D1[1]), .E(E1[1]),
   .CO(C1[1]));
ac ac12(.A(A[1]), .B(B[2]), .C(C[2]), .X(X),
                                                .F(FI[1]),
   .C1(C1[3]), .S(S1[2]), .D(D1[2]), .E(E1[2]),
   .CO(C1[2]));
ac ac13(.A(A[2]), .B(B[3]), .C(C[3]), .X(X), .F(FI[1]),
            .S(S1[3]), .D(D1[3]), .E(E1[3]),
   .C1(X),
   .CO(C1[3]));
// arithmetic cells of row 2(A,B,C,X,F,C1/S,D,E,C0)
ac ac21(.A(S1[1]), .B(1'b0), .C(1'b0), .X(X),
```

```
.F(FI[2]), .C1(C2[2]), .S(S2[1]), .D(D2[1]), .E(E2[1]),
   .CO(C2[1]));
ac ac22(.A(S1[2]), .B(D1[1]), .C(E1[1]), .X(X),
   .F(FI[2]), .C1(C2[3]), .S(S2[2]), .D(D2[2]), .E(E2[2]),
   .CO(C2[2]));
ac ac23(.A(S1[3]),
                  .B(D1[2]), .C(E1[2]), .X(X),
   .F(FI[2]), .C1(C2[4]), .S(S2[3]), .D(D2[3]), .E(E2[3]),
   .CO(C2[3]));
ac ac24(.A(A[3]), .B(D1[3]), .C(E1[3]), .X(X), .F(FI[2]),
   .C1(C2[5]), .S(S2[4]), .D(D2[4]), .E(E2[4]),
   .CO(C2[4]));
ac ac25(.A(A[4]), .B(B[4]), .C(C[4]), .X(X),
                                               .F(FI[2]),
   .C1(X), .S(S2[5]), .D(D2[5]), .E(E2[5]),
   .CO(C2[5]));
// arithmetic cells of row 3(A,B,C,X,F,C1/S,D,E,C0)
ac ac31(.A(S2[1]), .B(1'b0), .C(1'b0), .X(X),
   .F(FI[3]), .C1(C3[2]), .S(S3[1]), .D(D3[1]), .E(E3[1]),
   .CO(C3[1]));
                  .B(D2[1]), .C(E2[1]), .X(X),
ac ac32(.A(S2[2])),
   .F(FI[3]), .C1(C3[3]), .S(S3[2]), .D(D3[2]), .E(E3[2]),
   .CO(C3[2]));
ac ac33(.A(S2[3]), .B(D2[2]), .C(E2[2]), .X(X),
   .F(FI[3]), .C1(C3[4]), .S(S3[3]), .D(D3[3]), .E(E3[3]),
   .CO(C3[3]));
ac ac34(.A(S2[4])),
                  .B(D2[3]), .C(E2[3]), .X(X),
   .F(FI[3]), .C1(C3[5]), .S(S3[4]), .D(D3[4]), .E(E3[4]),
   .CO(C3[4]));
ac ac35(.A(S2[5]), .B(D2[4]), .C(E2[4]), .X(X),
   .F(FI[3]), .C1(C3[6]), .S(S3[5]), .D(D3[5]), .E(E3[5]),
   .CO(C3[5]));
ac ac36(.A(A[5]), .B(D2[5]), .C(E2[5]), .X(X), .F(FI[3]),
   .C1(C3[7]), .S(S3[6]), .D(D3[6]), .E(E3[6]),
   .CO(C3[6]));
ac ac37(.A(A[6]), .B(B[5]), .C(C[5]), .X(X), .F(FI[3]),
   .C1(X), .S(S3[7]), .D(D3[7]), .E(E3[7]),
   .CO(C3[7]));
// arithmetic cells of row 4(A,B,C,X,F,C1/S,D,E,C0)
ac ac41(.A(S3[1]), .B(1'b0), .C(1'b0), .X(X),
   .F(FI[4]), .C1(C4[2]), .S(S4[1]), .D(D4[1]), .E(E4[1]),
   .CO(C4[1]));
ac ac42(.A(S3[2]), .B(D3[1]), .C(E3[1]), .X(X),
   .F(FI[4]), .C1(C4[3]), .S(S4[2]), .D(D4[2]), .E(E4[2]),
```

```
.CO(C4[2]));
ac ac43(.A(S3[3]), .B(D3[2]), .C(E3[2]), .X(X),
   .F(FI[4]), .C1(C4[4]), .S(S4[3]), .D(D4[3]), .E(E4[3]),
   .CO(C4[3]));
ac ac44(.A(S3[4]), .B(D3[3]), .C(E3[3]), .X(X),
   .F(FI[4]), .C1(C4[5]), .S(S4[4]), .D(D4[4]), .E(E4[4]),
   .CO(C4[4]));
ac ac45(.A(S3[5]), .B(D3[4]), .C(E3[4]), .X(X),
   .F(FI[4]), .C1(C4[6]), .S(S4[5]), .D(D4[5]), .E(E4[5]),
   .CO(C4[5]));
ac ac46(.A(S3[6]), .B(D3[5]), .C(E3[5]), .X(X),
   .F(FI[4]), .C1(C4[7]), .S(S4[6]), .D(D4[6]), .E(E4[6]),
   .CO(C4[6]));
ac ac47(.A(S3[7]), .B(D3[6]), .C(E3[6]), .X(X),
   .F(FI[4]), .C1(C4[8]), .S(S4[7]), .D(D4[7]), .E(E4[7]),
   .CO(C4[7]));
ac ac48(.A(A[7]), .B(D3[7]), .C(E3[7]), .X(X), .F(FI[4]),
   .C1(C4[9]), .S(S4[8]), .D(D4[8]), .E(E4[8]),
   .CO(C4[8]));
ac ac49(.A(A[8]), .B(B[6]), .C(C[6]), .X(X),
                                                .F(FI[4]),
   .C1(X), .S(S4[9]), .D(D4[9]), .E(E4[9]),
   .CO(C4[9]));
// arithmetic cells of row 5(A,B,C,X,F,C1/S,D,E,C0)
ac ac51(.A(S4[1]), .B(1'b0), .C(1'b0), .X(X),
   .F(FI[5]), .C1(C5[2]), .S(S[1]), .D(), .E(),
   .CO(C5[1]));
ac ac52(.A(S4[2]), .B(D4[1]), .C(E4[1]), .X(X),
   .F(FI[5]), .C1(C5[3]), .S(S[2]), .D(), .E(),
   .CO(C5[2]));
ac ac53(.A(S4[3]), .B(D4[2]), .C(E4[2]), .X(X),
   .F(FI[5]), .C1(C5[4]), .S(S[3]), .D(), .E(),
   .CO(C5[3]));
                  .B(D4[3]), .C(E4[3]), .X(X),
ac ac54(.A(S4[4])),
   .F(FI[5]), .C1(C5[5]), .S(S[4]), .D(), .E(),
   .CO(C5[4]));
ac ac55(.A(S4[5]), .B(D4[4]), .C(E4[4]), .X(X),
   .F(FI[5]), .C1(C5[6]), .S(S[5]), .D(), .E(),
   .CO(C5[5]));
ac ac56(.A(S4[6])),
                  .B(D4[5]), .C(E4[5]), .X(X),
   .F(FI[5]), .C1(C5[7]), .S(S[6]), .D(), .E(),
   .CO(C5[6]));
ac ac57(.A(S4[7]), .B(D4[6]), .C(E4[6]), .X(X),
   .F(FI[5]), .C1(C5[8]), .S(S[7]), .D(), .E(),
```

```
.CO(C5[7]));
ac ac58(.A(S4[8]), .B(D4[7]), .C(E4[7]), .X(X),
   .F(FI[5]), .C1(C5[9]), .S(S[8]), .D(), .E(),
   .CO(C5[8]));
ac ac59(.A(S4[9]), .B(D4[8]), .C(E4[8]), .X(X),
   .F(FI[5]), .C1(C5[10]), .S(S[9]), .D(), .E(),
   .CO(C5[9]));
ac ac5a(.A(A[9]), .B(D4[9]), .C(E4[9]), .X(X), .F(FI[5]),
   .C1(C5[11]),.S(S[10]), .D(), .E(), .C0(C5[10]));
ac ac5b(.A(A[10]), .B(B[7]), .C(C[7]), .X(X),
   .F(FI[5]), .C1(X), .S(S[11]), .D(), .E(),
   .CO(C5[11]));
endmodule
module gpca40p
(
input wire [1:0] op,
input wire [9:0] din0,
input wire [6:0] din1,
output reg [10:0] dout
);
//
       op[1:0] din0[9:0] din1[6:0] dout[10:0]
(TBD)
//
// sq
      00 P[1:5]
                    7'bx
                                 S[1:11]
   (X=1'b0, B=7'b0011111, C=7'b0100000, P=din0[4:0], A=10'b0)
// sqr 01 A[1:10] 7'bx
                                     {6'bx, F[1:5]}
   (X=1'b1, B=7'b0011111, C=7'b0100000, P=5'b0, A=din0[9:0])
// mult 10 B[1:7], C[1:7] {2'bx, P[1:5]} S[1:11]
   (X=1'b0, B=C=din0[6:0], P=din1[4:0], A=10'b0)
          11 A[10:1] B[7:1], C[7:1] {7'bx, F[2:5]}
// div
     (X=1'b1, B=C=din1[0:6], P=5'b0, A=din0[0:9])
/* input */
req
           Χ;
reg [1:5]
         P;
reg [1:7] B, C;
reg [1:10] A;
/* output */
wire [1:5] F;
wire [1:11] S;
```

```
/* original circuit */
gpca inst gpca (X, P, B, C, A, F, S);
/* multiplexer */
always 0* begin
/* default */
Х
   = 1'bx;
P[1:5] = 5'bx;
B[1:7] = 7'bx;
C[1:7] = 7'bx;
A[1:10] = 10'bx;
dout[10:0] = 11'bx;
case(op)
2'b00: begin
X = 1'b0;
P[1:5] = din0[4:0];
B[1:7] = 7'b0011111;
C[1:7] = 7'b0100000;
A[1:10] = 10'b0;
dout[10:0] = S[1:11];
end
2'b01: begin
    = 1'b1;
Х
P[1:5] = 5'b0;
B[1:7] = 7'b0011111;
C[1:7] = 7'b0100000;
A[1:10] = din0[9:0];
dout[10:0] = \{6'b0, F[1:5]\};
end
2'b10: begin
Х
   = 1'b0;
P[1:5] = din1[4:0];
B[1:7] = din0[6:0];
C[1:7] = din0[6:0];
A[1:10] = 10'b0;
dout[10:0] = S[1:11];
end
2'b11: begin
X = 1'b1;
```

```
P[1:5] = 5'b0;
B[1:7] = {din1[0], din1[1], din1[2], din1[3], din1[4],
din1[5], din1[6]};
C[1:7] = {din1[0], din1[1], din1[2], din1[3], din1[4],
din1[5], din1[6]};
A[1:10] = {din0[0], din0[1], din0[2], din0[3], din0[4],
din0[5], din0[6], din0[7], din0[8], din0[9]};
dout[10:0] = {7'b0, F[5], F[4], F[3], F[2]};
end
default: begin
end
endcase
end
endmodule
```

APPENDIX C Verilog Code for the Extension of Pipelining

```
// Verilog implementation of "A GENERALIZED PIPELINE CELLULAR
ARRAY" by
// Harpreet Singh, Shashank Kamthan, Dharma Agarwal, Lubna
Alazzawi
// All codes here are imitating what's described in the papers
given by Dr. Singh, and it is claimed by Dr. Singh to be at least
useful at all
// top-level entity: "gpca40p"
// arithmetic cell
module ac
(
input wire A, B, C, X, F, C1,
output wire S, D, E, CO
);
assign S = ((A \land (B \land X) \land C1) \& F) | (A \& \sim F);
assign CO = ((B^X) \& (A | C1)) | (A \& C1);
assign D = C \& (B | F);
assign E = B | (C \& F);
endmodule
module cc
(
input wire X, P, CO,
output wire F
);
assign F = (CO \& X) | (P \& ~X);
endmodule
module gpca
(
input wire
                 clk, rst,
input wire
                   Χ,
input wire [1:5] P,
                          // [1:nrow]
input wire [1:7] C, // [1:(nrow + 2)]
input wire [1:7] B, // [1:(nrow + 2)]
input wire [1:10] A, // [1:(2*nrow)]
output reg [1:5] F, // [1:nrow]
output reg [1:11] S // [1:(2*nrow + 1)]
);
```

```
/* stage 0 */
reg
         s0 X r;
reg [1:5] s0 P r;
reg [1:7] s0_C_r;
reg [1:7] s0 B r;
reg [1:10] s0 A r;
wire
       s0 F;
wire [1:3] s0 C0;
/* stage 1 */
reg s1 X r, s1 X n;
reg [2:5] s1 P r, s1 P n;
reg [4:7] s1 C r, s1 C n;
reg [4:7] s1 B r, s1 B n;
reg [3:10] s1 A r, s1 A n;
reg [1:3] s1_S_r;
reg [1:3] s1 D r;
reg [1:3] s1 E r;
reg [1:1] s1 F r, s1 F n;
wire [1:3] s1 S n;
wire [1:3] s1 D n;
wire [1:3] s1 E n;
wire s1 F;
wire [1:5] s1 C0;
/* stage 2 */
         s2 X r, s2 X n;
reg
         s2 P r, s2 P n;
reg [3:5]
reg [5:7] s2 C r, s2 C n;
reg [5:7] s2 B r, s2 B n;
reg [5:10] s2 A r, s2 A n;
         s2 S r;
reg [1:5]
reg [1:5] s2 D r;
         s2 E r;
reg [1:5]
reg [1:2] s2 F r, s2 F n;
wire [1:5] s2 S n;
wire [1:5] s2 D n;
```

```
wire [1:5] s2 E n;
wire
      s2 F;
wire [1:7] s2 C0;
/* stage 3 */
reg s3_X_r, s3_X_n;
reg [4:5] s3 P r, s3 P n;
reg [6:7] s3_C_r, s3_C_n;
reg [6:7] s3 B r, s3 B n;
reg [7:10] s3 A r, s3 A n;
reg [1:7] s3 S r;
reg [1:7] s3 D r;
reg [1:7] s3 E r;
reg [1:3] s3 F r, s3 F n;
wire [1:7] s3 S n;
wire [1:7] s3 D n;
wire [1:7] s3 E n;
wire s3 F;
wire [1:9] s3 C0;
/* stage 4 */
reg s4 X r, s4 X n;
reg [5:5] s4_P_r, s4 P n;
reg [7:7] s4 C r, s4 C n;
reg [7:7] s4 B r, s4 B n;
reg [9:10] s4 A r, s4 A n;
reg [1:9] s4_S_r;
reg [1:9] s4 D r;
reg [1:9] s4 E r;
reg [1:4] s4 F r, s4 F n;
wire [1:9] s4 S n;
wire [1:9] s4 D n;
wire [1:9] s4 E n;
wire s4 F;
wire [1:11] s4 C0;
```

```
/* stage 5 */
reg [1:11] s5 S r;
reg [1:11] s5 D r;
reg [1:11] s5 E r;
reg [1:5] s5 F r, s5 F n;
wire [1:11] s5 S n;
wire [1:11] s5 D n;
wire [1:11] s5 E n;
/*** stage 0 ***/
always @(posedge clk, posedge rst) begin
if(rst) begin
s0 X r <= 1'bx;
s0 P r <= 5'bx;
s0 C r <= 7'bx;
s0 B r <= 7'bx;
s0 A r <= 10'bx;
end else begin
s0 X r <= X;
s0_P r <= P;
s0 C r <= C;
s0 B r <= B;
s0 A r <= A;
end
end
always @* begin
sl X n
          = s0 X r
                                   ;
s1 P n[2:5] = s0 P r[2:5]
                                      ;
s1_C_n[4:7] = s0_C_r[4:7]
s1_B_n[4:7] = s0_B_r[4:7]
                                      ;
                                      ;
s1 A n[3:10] = s0 A r[3:10]
                                      ;
s1 F n[1:1] = {s0 C0[1]}
                                      ;
end
/* control cell of row 1 (X,P,C0 / F) */
cc cc1(s0 X r, s0 P r[1], s0 C0[1], s0 F);
/* arithmetic cells of row 1 (A,B,C,X,F,C1/S,D,E,C0) */
ac ac11(.A(1'b0), .B(s0 B r[1]), .C(s0_C_r[1]), .X(s0_X_r),
   .F(s0 F), .C1(s0 C0[2]), .S(s1 S n[1]), .D(s1 D n[1]),
   .E(s1 E n[1]), .C0(s0 C0[1]) );
ac ac12(.A(s0 A r[1]), .B(s0 B r[2]), .C(s0 C r[2]),
```

```
.X(s0 X r), .F(s0 F), .C1(s0 C0[3]), .S(s1_S_n[2]),
   .D(s1 D n[2]), .E(s1 E n[2]), .C0(s0 C0[2]) );
ac ac13(.A(s0_A_r[2]), .B(s0_B_r[3]), .C(s0_C_r[3]),
   .X(s0 X r), .F(s0 F), .C1(s0 X r), .S(s1 S n[3]),
   .D(s1 D n[3]), .E(s1 E n[3]), .C0(s0 C0[3]) );
/*** stage 1 ***/
always @(posedge clk, posedge rst) begin
if(rst) begin
s1 X r <= 1'bx;
s1 P r <= 4'bx;
s1 C r <= 4'bx;
s1 B r <= 4'bx;
s1 A r <= 8'bx;
s1 S r <= 3'bx;
s1 D r <= 3'bx;
s1 E r <= 3'bx;
s1 F r <= 1'bx;
end else begin
s1 X r <= s1 X n;
s1 P r <= s1 P n;
s1 C r <= s1 C n;
s1 B r <= s1 B n;
s1 A r <= s1 A n;
s1 S r <= s1 S n;
s1 D r <= s1 D n;
s1 E r <= s1 E n;
s1 F r <= s1 F n;
end
end
always @* begin
s2 X n
              = s1 X r
                                  ;
s2 P n[3:5]
            = s1 P r[3:5]
                                     ;
s2 C n[5:7] = s1 C r[5:7]
                                     ;
s2 B n[5:7] = s1 B r[5:7]
                                     ;
s2 A n[5:10] = s1 A r[5:10]
                                     ;
s2 F n[1:2] = {s1 F r[1:1], s1 CO[1]};
end
/* control cell of row 2 (X,P,C0 / F) */
cc cc2(s1 X r, s1 P r[2], s1 C0[1], s1 F);
/* arithmetic cells of row 2 (A,B,C,X,F,C1/S,D,E,C0) */
```

```
ac ac21(.A(s1 S r[1]), .B(1'b0),
                                 .C(1'b0),
   .X(s1 X r), .F(s1 F), .C1(s1 C0[2]), .S(s2 S n[1]),
   .D(s2 D n[1]), .E(s2 E n[1]), .C0(s1 C0[1]) );
ac ac22(.A(s1 S r[2]), .B(s1 D r[1]), .C(s1 E r[1]),
   .X(s1 X r), .F(s1 F), .C1(s1 C0[3]), .S(s2 S n[2]),
   .D(s2 D n[2]), .E(s2 E n[2]), .C0(s1 C0[2]) );
ac ac23(.A(s1 S r[3]), .B(s1 D r[2]), .C(s1 E r[2]),
   .X(s1 X r), .F(s1 F), .C1(s1 C0[4]), .S(s2 S n[3]),
   .D(s2 D n[3]), .E(s2 E n[3]), .C0(s1 C0[3]) );
ac ac24(.A(s1 A r[3]), .B(s1 D r[3]), .C(s1 E r[3]),
   .X(s1 X r), .F(s1 F), .C1(s1 C0[5]), .S(s2 S n[4]),
   .D(s2 D n[4]), .E(s2 E n[4]), .C0(s1 C0[4]) );
ac ac25(.A(s1 A r[4]), .B(s1 B r[4]), .C(s1 C r[4]),
   X(s1_X_r), F(s1_F), C1(s1_X_r), S(s2 S n[5]),
   .D(s2 D n[5]), .E(s2 E n[5]), .C0(s1 C0[5]) );
/*** stage 2 ***/
always @(posedge clk, posedge rst) begin
if(rst) begin
s2 X r
        <= 1'bx;
        <= 3'bx;
s2 P r
s2 C r <= 3'bx;
s2 B r <= 3'bx;
s2 A r <= 6'bx;
s2 S r <= 5'bx;
s2 D r <= 5'bx;
s2 E r <= 5'bx;
s2 F r <= 2'bx;
end else begin
s2 X r <= s2 X n;
s2_P_r <= s2_P_n;
s2 C r <= s2 C n;
s2 B r <= s2 B n;
s2 A r <= s2 A n;
s2 S r <= s2 S n;
s2 D r <= s2 D n;
s2 E r <= s2 E n;
s2 F r
        <= s2 F n;
end
end
always 0* begin
s3 X n
         = s2 X r
s3 P n[4:5] = s2 P r[4:5]
                                    ;
```

```
s3 C n[6:7] = s2 C r[6:7]
                                     ;
s3Bn[6:7] = s2Br[6:7]
                                      ;
s3 A n[7:10] = s2 A r[7:10]
                                      ;
s3 F n[1:3] = \{s2 F r[1:2], s2 C0[1]\};
end
/* control cell of row 3 (X,P,C0 / F) */
cc cc3(s2 X r, s2 P r[3], s2 C0[1], s2 F);
/* arithmetic cells of row 3 (A,B,C,X,F,C1/S,D,E,C0) */
ac ac31(.A(s2 S r[1]), .B(1'b0),
                                   .C(1'b0),
   .X(s2 X r), .F(s2 F), .C1(s2 C0[2]), .S(s3 S n[1]),
   .D(s3 D n[1]), .E(s3 E n[1]), .C0(s2 C0[1]));
ac ac32(.A(s2 S r[2]), .B(s2 D r[1]), .C(s2 E r[1]),
   .X(s2 X r), .F(s2 F), .C1(s2 C0[3]), .S(s3 S n[2]),
   .D(s3 D n[2]), .E(s3 E n[2]), .C0(s2 C0[2]));
ac ac33(.A(s2 S r[3]), .B(s2 D r[2]), .C(s2 E r[2]),
   .X(s2 X r), .F(s2 F), .C1(s2 C0[4]), .S(s3 S n[3]),
   .D(s3 D n[3]), .E(s3 E n[3]), .C0(s2 C0[3]));
ac ac34(.A(s2 S r[4]), .B(s2 D r[3]), .C(s2 E r[3]),
   .X(s2 X r), .F(s2 F), .C1(s2 C0[5]), .S(s3 S n[4]),
   .D(s3 D n[4]), .E(s3 E n[4]), .C0(s2 C0[4]));
ac ac35(.A(s2 S r[5]), .B(s2 D r[4]), .C(s2 E r[4]),
   .X(s2 X r), .F(s2 F), .C1(s2 C0[6]), .S(s3 S n[5]),
   .D(s3 D n[5]), .E(s3 E n[5]), .C0(s2 C0[5]));
ac ac36(.A(s2 A r[5]), .B(s2 D r[5]), .C(s2 E r[5]),
   .X(s2 X r), .F(s2 F), .C1(s2 C0[7]), .S(s3 S n[6]),
   .D(s3 D n[6]), .E(s3 E n[6]), .C0(s2 C0[6]));
ac ac37(.A(s2 A r[6]), .B(s2 B r[5]), .C(s2 C r[5]),
   .X(s2 X r), .F(s2 F), .C1(s2 X r), .S(s3 S n[7]),
   .D(s3 D n[7]), .E(s3 E n[7]), .C0(s2 C0[7]));
/*** stage 3 ***/
always @(posedge clk, posedge rst) begin
if(rst) begin
s3 X r <= 1'bx;
s3 P r <= 2'bx;
s3 C r <= 2'bx;
s3 B r <= 2'bx;
s3 A r <= 4'bx;
s3 S r <= 7'bx;
s3 D r <= 7'bx;
```

```
s3_E_r <= 7'bx;
s3 F r <= 3'bx;
```

```
end else begin
s3 X r
        <= s3 X n;
s3 P r <= s3 P n;
s3 C r <= s3 C n;
s3 B r <= s3 B n;
s3 A r <= s3 A n;
s3 S r <= s3 S n;
s3 D r <= s3 D n;
s3 E r <= s3 E n;
s3 F r <= s3 F n;
end
end
always 0* begin
s4 X n
               = s3 X r
                                    ;
              = s3 P r[5:5]
s4 P n[5:5]
                                       ;
s4_C_n[7:7] = s3_C_r[7:7]
s4_B_n[7:7] = s3_B_r[7:7]
                                       ;
                                       ;
s4 A n[9:10] = s3 A r[9:10]
                                       ;
s4 F n[1:4]
            = \{s3 F r[1:3], s3 CO[1]\};
end
/* control cell of row 4 (X,P,C0 / F) */
cc cc4(s3 X r, s3 P r[4], s3 C0[1],
                                     s3 F);
/* arithmetic cells of row 4 (A,B,C,X,F,C1/S,D,E,C0) */
ac ac41(.A(s3 S r[1]), .B(1'b0),
                                      .C(1'b0),
   .X(s3 X r), .F(s3 F), .C1(s3 C0[2]), .S(s4 S n[1]),
   .D(s4 D n[1]), .E(s4 E n[1]), .C0(s3 C0[1]));
ac ac42(.A(s3 S r[2]), .B(s3 D r[1]), .C(s3 E r[1]),
   .X(s3 X r), .F(s3 F), .C1(s3 C0[3]), .S(s4 S n[2]),
   .D(s4 D n[2]), .E(s4 E n[2]), .C0(s3 C0[2]));
ac ac43(.A(s3 S r[3]), .B(s3 D r[2]), .C(s3 E r[2]),
   .X(s3 X r), .F(s3 F), .C1(s3 C0[4]), .S(s4 S n[3]),
   .D(s4 D n[3]), .E(s4 E n[3]), .C0(s3 C0[3]));
ac ac44(.A(s3 S r[4]), .B(s3 D r[3]), .C(s3 E r[3]),
   .X(s3 X r), .F(s3 F), .C1(s3 C0[5]), .S(s4 S n[4]),
   .D(s4 D n[4]), .E(s4 E n[4]), .C0(s3 C0[4]));
ac ac45(.A(s3 S r[5]), .B(s3 D r[4]), .C(s3 E r[4]),
   .X(s3 X r), .F(s3 F), .C1(s3 C0[6]), .S(s4 S n[5]),
   .D(s4 D n[5]), .E(s4 E n[5]), .C0(s3 C0[5]));
ac ac46(.A(s3 S r[6]), .B(s3 D r[5]), .C(s3 E r[5]),
   .X(s3 X r), .F(s3 F), .C1(s3 C0[7]), .S(s4 S n[6]),
   .D(s4_D_n[6]), .E(s4 E n[6]), .C0(s3 C0[6]));
```

```
ac ac47(.A(s3 S r[7]), .B(s3 D r[6]), .C(s3 E r[6]),
   .X(s3 X r), .F(s3 F), .C1(s3 C0[8]), .S(s4 S n[7]),
   .D(s4 D n[7]), .E(s4 E n[7]), .C0(s3 C0[7]));
ac ac48(.A(s3 A r[7]), .B(s3 D r[7]), .C(s3 E r[7]),
   .X(s3 X r), .F(s3 F), .C1(s3 C0[9]), .S(s4 S n[8]),
   .D(s4 D n[8]), .E(s4 E n[8]), .C0(s3 C0[8]));
ac ac49(.A(s3_A_r[8]), .B(s3_B_r[6]), .C(s3_C_r[6]),
   .X(s3 X r), .F(s3 F), .C1(s3 X r), .S(s4 S n[9]),
   .D(s4 D n[9]), .E(s4 E n[9]), .C0(s3 C0[9]));
/*** stage 4 ***/
always @(posedge clk, posedge rst) begin
if(rst) begin
s4 X r
        <= 1'bx;
s4 P r <= 1'bx;
s4 C r <= 1'bx;
s4 B r <= 1'bx;
s4 A r <= 2'bx;
s4 S r <= 9'bx;
s4 D r <= 9'bx;
s4 E r <= 9'bx;
s4 F r <= 4'bx;
end else begin
s4 X r <= s4 X n;
s4 P r <= s4 P n;
s4 C r <= s4 C n;
s4 B r <= s4 B n;
s4 A r <= s4 A n;
s4 S r <= s4 S n;
s4 D r <= s4 D n;
s4 E r <= s4 E n;
s4 F r <= s4 F n;
end
end
always 0* begin
s5 F n[1:5] = {s4 F r[1:4], s4 C0[1]};
end
/* control cell of row 5 (X,P,C0 / F) */
cc cc5(s4 X r, s4 P r[5], s4 C0[1], s4 F);
/* arithmetic cells of row 5 (A,B,C,X,F,C1/S,D,E,C0) */
ac ac51(.A(s4 S r[1]), .B(1'b0), .C(1'b0),
```

.X(s4 X r), .F(s4 F), .C1(s4 C0[2]), .S(s5 S n[1]), .D(s5 D n[1]), .E(s5 E n[1]), .C0(s4 C0[1])); ac ac52(.A(s4 S r[2]), .B(s4 D r[1]), .C(s4 E r[1]), .X(s4 X r), .F(s4 F), .C1(s4 C0[3]), .S(s5 S n[2]), .D(s5 D n[2]), .E(s5 E n[2]), .C0(s4 C0[2])); ac ac53(.A(s4 S r[3]), .B(s4 D r[2]), .C(s4 E r[2]), .X(s4 X r), .F(s4 F), .C1(s4 C0[4]), .S(s5 S n[3]), .D(s5 D n[3]), .E(s5 E n[3]), .C0(s4 C0[3])); ac ac54(.A(s4 S r[4]), .B(s4 D r[3]), .C(s4 E r[3]), .X(s4 X r), .F(s4 F), .C1(s4 C0[5]), .S(s5 S n[4]), .D(s5 D n[4]), .E(s5 E n[4]), .C0(s4 C0[4])); ac ac55(.A(s4 S r[5]), .B(s4 D r[4]), .C(s4 E r[4]), .X(s4 X r), .F(s4 F), .C1(s4 C0[6]), .S(s5 S n[5]), .D(s5_D_n[5]), .E(s5_E_n[5]), .C0(s4_C0[5])); ac ac56(.A(s4 S r[6]), .B(s4 D r[5]), .C(s4 E r[5]), .X(s4 X r), .F(s4 F), .C1(s4 C0[7]), .S(s5 S n[6]), .D(s5 D n[6]), .E(s5 E n[6]), .C0(s4 C0[6])); ac ac57(.A(s4 S r[7]), .B(s4 D r[6]), .C(s4 E r[6]), .X(s4 X r), .F(s4 F), .C1(s4 C0[8]), .S(s5 S n[7]), .D(s5 D n[7]), .E(s5 E n[7]), .C0(s4 C0[7])); ac ac58(.A(s4 S r[8]), .B(s4_D_r[7]), .C(s4_E_r[7]), .X(s4 X r), .F(s4 F), .C1(s4 C0[9]), .S(s5 S n[8]), .D(s5 D n[8]), .E(s5 E n[8]), .C0(s4 C0[8])); ac ac59(.A(s4 S r[9]), .B(s4 D r[8]), .C(s4 E r[8]), .X(s4 X r), .F(s4 F), .C1(s4 C0[10]), .S(s5 S n[9]), .D(s5 D n[9]), .E(s5 E n[9]), .C0(s4 C0[9])); ac ac5a(.A(s4 A r[9]), .B(s4 D r[9]), .C(s4 E r[9]), .X(s4 X r), .F(s4 F), .C1(s4 C0[11]), .S(s5 S n[10]), .D(s5 D n[10]), .E(s5 E n[10]), .C0(s4 C0[10])); ac ac5b(.A(s4 A r[10]), .B(s4 B r[7]), .C(s4 C r[7]), .X(s4 X r), .F(s4 F), .C1(s4 X r), .S(s5 S n[11]), .D(s5 D n[11]), .E(s5 E n[11]), .C0(s4 C0[11])); /*** stage 5 (output) ***/ always @(posedge clk, posedge rst) begin if(rst) begin

s5_S_r <= 11'bx; s5_D_r <= 11'bx; s5_E_r <= 11'bx; s5_F_r <= 5'bx; end else begin s5_S_r <= s5_S_n; s5_D_r <= s5_D_n; s5_E_r <= s5_E_n;

```
s5 F r <= s5 F n;
end
end
always 0* begin
F = s5 F r;
S = s5 S r;
end
endmodule
module gpca40p
(
input wire clk, rst,
input wire [1:0] op,
input wire [9:0] din0,
input wire [6:0] din1,
output reg [10:0] dout
);
//
      op[1:0] din0[9:0] din1[6:0] dout[10:0]
(TBD)
11
// sq 00 P[1:5] 7'bx S[1:11]
  (X=1'b0, B=7'b0011111, C=7'b0100000, P=din0[4:0], A=10'b0)
// sqr 01 A[1:10] 7'bx {6'bx, F[1:5]}
  (X=1'b1, B=7'b0011111, C=7'b0100000, P=5'b0, A=din0[9:0])
// mult 10 B[1:7], C[1:7] {2'bx, P[1:5]} S[1:11]
  (X=1'b0, B=C=din0[6:0], P=din1[4:0], A=10'b0)
// div 11
               A[10:1] B[7:1], C[7:1] {7'bx, F[2:5]}
     (X=1'b1, B=C=din1[0:6], P=5'b0, A=din0[0:9])
/* input */
         X;
reg
reg [1:5]
         P;
reg [1:7] B, C;
reg [1:10] A;
/* output */
wire [1:5] F;
wire [1:11] S;
/* operation */
reg [1:0] op r [0:5];
/* original circuit */
```
```
gpca inst gpca (clk, rst,
Х, Р, С, В, А,
F, S);
/* operation delay */
always @(posedge clk, posedge rst) begin
if(rst) begin
op r[0] <= 2'bx;
op r[1] <= 2'bx;
op r[2] <= 2'bx;
op r[3] <= 2'bx;
op r[4] <= 2'bx;
op r[5] <= 2'bx;
end else begin
op r[0] <= op;
op r[1] <= op r[0];
op_r[2] <= op_r[1];
op r[3] <= op r[2];
op_r[4] <= op_r[3];
op r[5] <= op_r[4];
end
end
/* multiplexer (input)*/
always 0* begin
case(op)
2'b00: begin
    = 1'b0;
Х
P[1:5] = din0[4:0];
B[1:7] = 7'b0011111;
C[1:7] = 7'b0100000;
A[1:10] = 10'b0;
end
2'b01: begin
Х
    = 1'b1;
P[1:5] = 5'b0;
B[1:7] = 7'b0011111;
C[1:7] = 7'b0100000;
A[1:10] = din0[9:0];
end
2'b10: begin
Х
    = 1'b0;
P[1:5] = din1[4:0];
B[1:7] = din0[6:0];
```

```
C[1:7] = din0[6:0];
A[1:10] = 10'b0;
end
2'b11: begin
    = 1'b1;
Х
P[1:5] = 5'b0;
B[1:7] = {din1[0], din1[1], din1[2], din1[3], din1[4],}
din1[5], din1[6]};
C[1:7] = {din1[0], din1[1], din1[2], din1[3], din1[4],}
din1[5], din1[6]};
A[1:10] = \{din0[0], din0[1], din0[2], din0[3], din0[4], \}
din0[5], din0[6], din0[7], din0[8], din0[9]};
end
default: begin
Х
    = 1'bx;
P[1:5] = 5'bx;
B[1:7] = 7'bx;
C[1:7] = 7'bx;
A[1:10] = 10'bx;
end
endcase
end
/* multiplexer (output)*/
always @* begin
case(op r[5])
2'b00: begin
dout[10:0] = S[1:11];
end
2'b01: begin
dout[10:0] = \{6'b0, F[1:5]\};
end
2'b10: begin
dout[10:0] = S[1:11];
end
2'b11: begin
dout[10:0] = {7'b0, F[5], F[4], F[3], F[2]};
end
default: begin
dout[10:0] = 11'bx;
end
endcase
end
endmodule
```

APPENDIX D Script for Cadence Encounter RTL Compiler (rc.cmd)

```
set_attribute hdl_search_path {./}
set_attribute lib_search_path {./}
set_attribute lib_search_path {./}
set_attribute library [list
/opt/cds/lib/UofU_Digital_v1_2/UofU_Digital_v1_4.lib]
set_attribute information_level 6
set_attribute ungroup true
set_attribute write_vlog_unconnected_port_style none
read_hdl -v2001 simple.v
elaborate simple
synthesize -to_mapped
write_hdl -mapped > nl.v
q
```

APPENDIX E Script for Cadence Encounter (encounter.cmd)

```
set global
                                enable mmmc by default flow
$CTE::mmmc default
suppressMessage ENCEXT-2799
win
set conf qxconf file NULL
set conf qxlib file NULL
set defHierChar /
set init qnd net qnd!
set init pwr net vdd!
set init mmmc file mmmc.tcl
                                                init lef file
set
/opt/cds/lib/UofU Digital v1 2/UofU Digital v1 4.lef
set lsgOCPGainMult 1.000000
set init verilog nl.v
set init top cell simple
create rc corner -name typical \
-preRoute res {1.0} \
-preRoute cap {1.0} \
-preRoute clkres {0.0} \
-preRoute clkcap {0.0} \
-postRoute res {1.0} \
-postRoute cap {1.0} \
-postRoute xcap \{1.0\} \
-postRoute clkres {0.0} \
-postRoute clkcap {0.0}
create library set
                         -name
                                      typical
                                                      -timing
{/opt/cds/lib/UofU Digital v1 2/UofU Digital v1 4.lib}
create constraint mode -name typical -sdc files {typical.sdc}
create delay corner -name typical -library set {typical}
-rc corner {typical}
create analysis view -name typical -constraint mode {typical}
-delay corner {typical}
init design
floorPlan -site core -r 1 0.4 30 30 30 30
saveDesign floorplan.enc
set sprCreateIeStripeNets {}
set sprCreateIeStripeLayers {}
set sprCreateIeStripeWidth 10.0
set sprCreateIeStripeSpacing 4.0
```

```
set sprCreateIeStripeThreshold 1.0
set sprCreateIeStripeNets {}
set sprCreateIeStripeLayers {}
set sprCreateIeStripeWidth 10.0
set sprCreateIeStripeSpacing 4.0
set sprCreateIeStripeThreshold 1.0
set sprCreateIeRingNets {}
set sprCreateIeRingLayers {}
set sprCreateIeRingWidth 1.0
set sprCreateIeRingSpacing 1.0
set sprCreateIeRingOffset 1.0
set sprCreateIeRingThreshold 1.0
set sprCreateIeRingJogDistance 1.0
addRing -center 1 -stacked via top layer metal3 -around core
-jog distance 1.5 -threshold 1.5 -nets
                                              {gnd!
                                                     vdd!}
-stacked via bottom layer metal1 -layer {bottom metal1 top
metal1 right metal2 left metal2} -width 9 -spacing 1.8 -offset
1.5
set sprCreateIeStripeNets {}
set sprCreateIeStripeLayers {}
set sprCreateIeStripeWidth 10.0
set sprCreateIeStripeSpacing 4.0
set sprCreateIeStripeThreshold 1.0
                -block ring top layer limit
addStripe
                                                     metal3
-max same layer jog length 5.0 -snap wire center to grid Grid
-padcore ring bottom layer limit metall -set to set distance
100
                 -stacked via top layer
                                                     metal3
-padcore ring top layer limit
                                 metal3
                                            -spacing
                                                        0.9
-merge stripes value
                            1.5
                                       -layer
                                                     metal2
-block ring bottom layer limit metall -width 1.5 -nets {gnd!
vdd!} -stacked via bottom layer metal1
saveDesign power.enc
globalNetConnect vdd! -type tiehi -module {}
globalNetConnect gnd! -type tielo -module {}
                { blockPin padPin
                                       padRing corePin
sroute -connect
                                                          }
                  {
                              metal3
                                       } -blockPinTarget
-layerChangeRange
                      metal1
{    nearestRingStripe    nearestTarget    }    -padPinPortConnect
{ allPort oneGeom } -checkAlignedSecondaryPin 1 -blockPin
useLef -allowJogging 1 -crossoverViaBottomLayer metal1
-allowLayerChange 1
                             -targetViaTopLayer
                                                     metal3
-crossoverViaTopLayer metal3 -targetViaBottomLayer metal1
```

-nets { gnd! vdd! }

```
272
```

```
setPlaceMode -fp false
placeDesign -prePlaceOpt
setOptMode -fixCap true -fixTran true -fixFanoutLoad false
optDesign -preCTS
createClockTreeSpec -file Clock.ctstch
clockDesign -specFile Clock.ctstch -outDir clock report
-fixedInstBeforeCTS
setOptMode -fixCap true -fixTran true -fixFanoutLoad false
optDesign -postCTS
setNanoRouteMode -quiet -timingEngine {}
setNanoRouteMode -quiet -routeWithTimingDriven 1
setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
setNanoRouteMode -quiet -drouteStartIteration default
setNanoRouteMode -quiet -routeTopRoutingLayer default
setNanoRouteMode -quiet -routeBottomRoutingLayer default
setNanoRouteMode -quiet -drouteEndIteration default
setNanoRouteMode -quiet -routeWithTimingDriven true
setNanoRouteMode -quiet -routeWithSiDriven false
routeDesign -globalDetail
setDelayCalMode -engine aae -SIAware false
setOptMode -fixCap true -fixTran true -fixFanoutLoad false
optDesign -postRoute
getFillerMode -quiet
addFiller -cell FILL8 FILL4 FILL2 FILL -prefix FILLER
verifyConnectivity -type all -error 1000 -warning 50
setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true
-minSpacing true -minArea true -sameNet true -short true
-overlap false -offRGrid false -offMGrid true -mergedMGridCheck
true -minHole true -implantCheck true -minimumCut true -minStep
true -viaEnclosure true -antenna false -insuffMetalOverlap true
-pinInBlkg false -diffCellViol true -sameCellViol false
-padFillerCellsOverlap true -routingBlkgPinOverlap true
-routingCellBlkgOverlap
                                   -regRoutingOnly
                           true
                                                       false
-stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing
false -maxWidth true -maxNonPrefLength -1 -error 1000 -warning
50
verifyGeometry
```

saveDesign final.enc
defOut -floorplan -netlist -routing simple.def
saveNetlist -flat -replaceTieConnection nlopt.v
then one may need to add 1'b0/0'b0 manually

APPENDIX F Multi-Mode Multi-Corner Script (mmmc.tcl)

```
create rc corner -name typical \
-preRoute res {1.0} \
-preRoute cap {1.0} \
-preRoute clkres {0.0} \
-preRoute clkcap {0.0} \
-postRoute res {1.0} \
-postRoute cap {1.0} \
-postRoute xcap {1.0} \
-postRoute clkres {0.0} \
-postRoute clkcap {0.0}
create library set
                        -name typical
                                                    -timing
{/opt/cds/lib/UofU Digital v1 2/UofU Digital v1 4.lib}
create constraint mode -name typical -sdc files {typical.sdc}
create delay corner -name typical -library set {typical}
-rc corner {typical}
create analysis view -name typical -constraint mode {typical}
-delay corner {typical}
set analysis view -setup {typical} -hold {typical}
```

APPENDIX G Synopsys Design Constraints (typical.sdc)

set sdc_version 1.6
create_clock [get_ports clk] -period 100 -waveform {0 50}

REFERENCES

- [1] Kamal, A.K et al., "A generalized pipeline array," *IEEE Trans. Comput.*, vol. 23, pp. 533-536, May. 1974.
- [2] J Bhaskar, *A Verilog HDL Primer*, 3rd ed. Allentown, PA: Star Galaxy Publishing, Jan. 2005.
- [3] Kai Hwang, Computer Arithmetic: Principles, Architecture and Design. Hoboken, NJ: John Wiley & Sons, Apr. 1979.
- [4] Kai Hwang, Advanced Computer Architecture: Parallelism, Scalability, Programmability, 1st ed. New York City, NY: McGraw-Hill, Dec. 1992.
- [5] Peter M. Kogge, *The Architecture of Pipelined Computers*. Boca Raton, FL: CRC Press, Jan. 1981.
- [6] Agrawal, Dharma P., "High-speed arithmetic arrays," *IEEE Trans. Comput.*, vol. 28, pp. 215-224, Mar. 1979.
- [7] Agrawal, Dharma P., "Optimum array-like structures for high-speed arithmetic," in *IEEE 3rd. Symp. on Comput. Arithmetic (ARITH)*, Dallas, TX, Nov. 1975, pp. 208-219.
- [8] Partha P. Banerjee and Arif Ghafoor, "Design of a pipelined optical binary processor", *Appl. Optics*, vol. 27, 1988, pp. 4766-4770.
- [9] Harpreet Singh et al., "On simulation and design implementation of generalized pipeline cellular array," in *Int. Conf. on Inform. Sci., Electron. and Elect. Eng.* (*ISEEE*), Sapporo, Apr. 2014, pp. 1761-1765.
- [10] Na Gong, "TM-RF: aging-aware power-efficient register file design for modern

microprocessors," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 23, pp. 1196-1209, Jun. 2015.

- [11] Hassan Rabah et al., "FPGA implementation of orthogonal matching pursuit for compressive sensing reconstruction," *IEEE Trans. Very Large Scale Integr.* (VLSI) Syst., vol. 23, pp. 2209-2220, Sep. 2015.
- [12] Goel, S., "Design of robust, energy-efficient full adders for deep-submicrometer design using hybrid-CMOS logic style," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 14, pp. 1309-1321, Jan. 2007.
- [13] Montoye, R.K., "An 18 ns 56-bit multiply-adder circuit," in *IEEE Int. Solid-State Circuits Conf (ISSCC)*, San Francisco, CA, Feb. 1990, pp. 46-47.
- [14] SN74ACT8847 64-Bit Floating Point Unit, Texas Instruments, Dallas, TX.
- [15] Stephen Brown, Zvonko Vranesic, Fundamentals of Digital Logic with VHDL Design, 3rd ed. New York: McGraw-Hill, Apr. 2008.
- [16] Stephen Brown, Zvonko Vranesic, Fundamentals of Digital Logic With Verilog Design, 3rd ed. New York: Mcgraw-Hill, Feb. 2013.
- [17] Neil Weste, David Harris, CMOS VLSI Design: A Circuits and Systems Perspective, 4th ed. Boston: Addison-Wesley, 2011.
- [18] Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolic, *Digital Integrated Circuits*, 2nd ed. Upper Saddle River: Prentice Hall, Jan. 2003.
- [19] Cadence Help User Guide, Product Version 2.0, Cadence Design Systems, Inc., San Jose, CA, 2012.
- [20] Cadence Application Infrastructure User Guide, Product Version 6.1.5,

Cadence Design Systems, Inc., San Jose, CA, 2012.

- [21] Paul Franzon, Rhett Davis, "NCSU electronic design automation (EDA) tutorial," Dept. Comput. Elect. Eng., North Carolina State Univ., Raleigh, NC, 2012.
- [22] Nabil Abu-Khade, "From Verilog to MOSIS," Dept. Comput. Elect. Eng., Wayne State Univ., Detroit, MI, Nov. 2004.
- [23] William Gibb, Bowei Zhang, "Cadence tutorial," Dept. Comput. Elect. Eng., Washington, DC, Spring 2011.
- [24] Erik Brunvand, Digital VLSI Chip Design with Cadence and Synopsys CAD Tools, 1st ed. Boston, MA: Addison-Wesley, Feb. 2009.
- [25] Ronald W. Williams, "An undergraduate VLSI CMOS circuit design laboratory," *IEEE Trans. Edu., IEEE Trans. Edu.*, vol. 34, no 1, Feb. 1991.
- [26] Mark S. Nixon, "On a programmable approach to introducing digital design," *IEEE Trans. Edu.*, vol. 40, no. 3, Aug. 1997.
- [27] Etienne Sicard, "A VLSI design system for teaching introduction to microelectronics," *IEEE Trans. Edu.*, vol. 35, no. 4, Nov. 1992.
- [28] Chyi-Shyong Lee et al., "A project-based laboratory for learning embedded system design with industry support," *IEEE Trans. Edu.*, vol. 53, no. 2, May 2010.
- [29] Jes ús Manuel Gómez-de-Gabriel et al., "Mobile robot lab project to introduce engineering students to fault diagnosis in mechatronic systems," *IEEE Trans. Edu.*, vol. 58, no. 3, Aug. 2015..

- [30] MOSIS FAQs: MOSIS Educational Program (MEP), the MOSIS Service, Marina del Rey, CA, Nov. 2015.
- [31] Command Reference for Encounter RTL Compiler, Product Version 12.1, Cadence Design Systems, Inc., San Jose, CA, Nov. 2012.
- [32] Yudi Xie, Harpreet Singh, "The VLSI implementation of digital design projects," Dept. Comput. Elect. Eng., Wayne State Univ., Detroit, MI, Nov. 2015 [Online]. Available: http://ece.eng.wayne.edu/~singhweb/
- [33] EDI System Text Command Reference, Product Version 12.0, Cadence Design Systems, Inc., San Jose, CA, 2012.
- [34] EDI System Menu Reference, Product Version 12.0, Cadence Design Systems, Inc., San Jose, CA, 2012.
- [35] MOSIS Scalable CMOS (SCMOS) Design Rules, Revision 8.00, The MOSIS Service, Marina del Rey, CA, May. 2009.
- [36] Virtuoso Layout Suite XL User Guide, Product Version 6.1.5, Cadence Design Systems, Inc., San Jose, CA, May. 2012.
- [37] How To Submit A Design To MOSIS, The MOSIS Service, Marina del Rey, CA, Nov. 2015.
- [38] Yier Jin, "Taping out your chip," Dept. Comput. Elect. Eng., Univ. of Central Florida, Orlando, FL, May. 2014.
- [39] Kenney, J. F. and Keeping, E. S. (1962) "Linear Regression and Correlation."
 Ch. 15 in *Mathematics of Statistics*, Pt. 1, 3rd ed. Princeton, NJ: Van Nostrand, pp. 252-285.

- [40] ModelSim User's Manual, Software Version 10.1c, Mentor Graphics Corporation, Wilsonville, OR, 2012.
- [41] S. Brown, "FPGA architectural research: A survey," *IEEE Des. Test. Comput.*, vol. 13, no. 4, pp. 9–15, Winter 1996.
- [42] Quartus II Handbook Version 13.1, Altera Corporation, San Jose, CA, Nov. 2013.
- [43] Mohamed Ibrahim, "How pipelining improves cpu performance," Digital Internals, Feb. 2009.
- [44] Hennessy, Patterson, *Computer Architecture: A Quantitative Approach*, 5th ed.Philadelphia, PA: Elsevier, Sep. 2011.
- [45] 3164/3364 64-Bit Floating-Point Data Path Unit, Weitek Corporation, Berlin, Germany.

ABSTRACT

THE DESIGN AND VLSI IMPLEMENTATION OF DIGITAL ARITHMATIC PROCESSORS -A CASE STUDY OF A GENERALIZED PIPELINE CELLULAR ARRAY

by

YUDI XIE

December 2015

Advisor: Dr. Harpreet Singh

Major: Computer Engineering

Degree: Master of Science

A generalized pipeline array appeared in IEEE transaction in 1974. The array appeared in a few textbooks on computer arithmetic. From time to time, a number of papers appeared which reflected the modifications of this array. The objective of this thesis is to present the design and VLSI implementation of this array, which can add, subtract, multiply, divide, square and square root of binary numbers. In this thesis, we suggest a step-by-step procedure by which the design can be sent to MOSIS and to get the fabricated chip back. The array has been extended from 5 rows to 7 rows so that the extended operations can be performed. In particular, a procedure is developed by which the design and the implementation methodologies are suitable for 40 pin and 500 nm technologies. An algorithm has been developed by which one can predict and advance the maximum size and performance of the array. In addition, to increase data processing throughput, the extension of pipelining is conducted based on the original design. It is hoped that the design and implementation done here will go a long way in the development of advanced processors.



AUTOBIOGRAPHICAL STATEMENT

Yudi Xie is pursuing M.Sc of Computer Engineering at Wayne State University, Detroit, MI.

He worked in the university labs for various projects, including embedded system design, FPGA and VLSI. He also worked as the Graduate Teaching Assistant for Digital Logic course at Wayne State University. His current field of interest includes computer microarchitecture, FPGA and VLSI and system programming.