# Development and Validation of an optimized syndromes block for reed solomon decoder

Mohamed  $Elghayyaty^{l^*}$ , Azeddine  $Wahb\ddot{i}^2$ , Anas El Habti  $El Idriss\ddot{i}^1$ , Omar  $Mouhib^l$  and Abdelkader  $Hadjoudja^l$ 

<sup>1</sup> Laboratory of Electronic Systems, Information Processing and Energetics, Faculty of sciences

Kenitra, Ibn Tofail University, Kenitra, Morooco

<sup>2</sup> Laboratory of Electrical and Industrial Engineering, Information Processing, Computer Sciences and Logistic , Faculty of sciences Ain Chock, Hassan II University, Casablanca, Morooco

**Abstract.** Reed Solomon decoder plays an indispensable role in many applications involving data transmission, storage applications and Video broadcasting DVB-T and DVB-S2. In this work we propose a new optimized parallel syndrome block [67] for the Reed Solomon RS code (15,11) used in digital Video broadcasting DVB-T. Therefore, this proposed parallel block is compared to the serial syndrome block existing. On the basis of this technique a new architecture based on three syndromes in parallel is developed. This technique reduces both the energy consumption and the number of iterations. The RS code (15, 11) is composed of 255 symbols that are multiples of 3. The symbols are entered in parallel in the syndrome block.

These decoding algorithms developed in this work are compared with the existing algorithms, and they are evaluated through a simulation using the hardware description language VHDL, then they are implemented on a Xilinx Spartan type FPGA card using the XILINX software.

Keywords—RS codes, DVB-T and DVB-S2 transmission chains, Galois field, syndrome block. VHDL, FPGA.

## **1** Introduction

Error correcting codes [1][2][3]are tools aimed at improving the reliability of information transmission[4][5][6] on a noisy channel. The method they use is to send over the channel more data than the amount of information to be transmitted. A redundancy (symbols added to the data by the correction circuit) is thus introduced, it is then possible to correct any errors introduced by this channel, and it is possible, despite the noise, to find information transmitted at the start (i.e) the message received is indeed the message sent). However, to make this communication[6][7] more reliable, these codes use decoding algorithms which use circuits comprising more numbers of iterations, which minimizes their performance, in particular its transmission capacity and its gain[8][ [9].

The objective of this work is to develop a new method using the new architectures for RS codes in order to reduce both the complexity and the number of iterations in the syndrome

<sup>\*</sup>Corresponding author: <u>melghayyaty@email.com</u>

<sup>©</sup> The Authors, published by EDP Sciences. This is an open access article distributed under the terms of the Creative Commons Attribution License 4.0 (https://creativecommons.org/licenses/by/4.0/).

Block using a three Parallelization Syndrome Block. The rest of the paper is organized as follows: an overview of Reed Solomon code calculator is provided in section 2. Section 3 discusses the proposed the new syndrome used a three parallelization syndrome .Finally comparison of basic and the modified circuit for different RS codes section 4 followed by a conclusion.

## 2 REED-SOLOMON THEORY

The RS encoder [10][11][12]works by adding redundancy (parity check symbols) to the input data before the data transmission. The coded data consisting of errors is decoded to recover the data without error. Redundancy symbols are added to allow the RS decoder to detect locations of corrupted data and to fix errors appear in the data. The number of errors can be corrected the RS code depends on the number of parity checks added symbols.

A typical RS code consists of data symbols (message) and parity symbols (redundancy). RS code also known as a systematic code because the data. RS code consists in coded parity symbols that are used to decode the original message with fewer errors.

A general RS code [13 [14] is represented by RS (n, k, t).



Fig. 1. Systematic form of a codeword of RS code

For a (15, 11) RS code, the encoded code word is 15symbols and the data symbol is 15 symbols. Also, the error correct capability t = 2, where t = (n-k)/2. The parameters used in this study for the RS (15, 11, 2) code are as follow:

- > Number of bits per symbols: m = 4 bits
- > Number of data being encoded (message): k = 11
- > Number of code word in encoded block: n = 15
- ▶ Number of parity check symbols (redundancy): 2t =4 symbols
- Maximum number of correctable symbol errors: t = (n-k)/2 = 2 symbols

The symbol width (m) defines the field generator polynomial.

#### 2.1 primitive polynomial

For the field GF [15][16]the corresponding primitive polynomial[17][18] is the following in the table 1.

m	Polynomial Primitive
3	1+X+X <sup>3</sup>
4	1+X+X <sup>4</sup>
5	$1+X^2+X^5$
6	$1 + X + X^{6}$
7	$1+X^3+X^7$
8	$1 + X + X^3 + X^4 + X^8$
9	$1 + X^4 + X^9$
10	$1 + X^3 + X^{10}$
11	$1 + X^2 + X^{11}$
12	$1 + X + X^4 + X^6 + X^{12}$

**Table 1.** Primitive polynomials in  $GF(2^m)$ 

The minimum [19] RS code defines the number of symbols distance between two RS code words:

$d_{min} = n - k + l$	(1)
The capability [20] of the RS code is:	
$t = (d_{min} - 1)/2 = (n - k)/2$	(2)

#### 2.2 RS parameterization for DVB norm

The Table 2 summarizes RS parameters :

Parameter Symbol DVB Field Polynomial P(x)  $1+X+X^4$  $g(x) = (x+\alpha^0) (x+\alpha^1) (x+\alpha^2) (x+\alpha^3)$ Generator polynomial G(x)Bits number/Symbol М 4 Code length Ν 11 Message length Κ 15 Parity Symbols 4 2t

 Table 2. RS parameters for DVB

## 3 Proposed optimization and existing algorithm

The optimization algorithm [21] for syndrome block proposed in this paper is easy to compute and provide a simple and scalable approach. There will be 2t syndromes which can be corrected by the decoder.

This syndrome block has 16 iterations using the existing method while just 6 iterations using the modified method.

This optimization algorithm is based on the use of syndrome blocks in parallel in order to reduce the number of iterations.

## 3.1 Existing algorithm

The existing algorithm used the serial syndrome computation block [22] is implemented by following equation 3.

$$S_{i} = R(i) = r^{14}(\alpha i)^{14} + r^{13}(\alpha i)^{13} + r^{1}(\alpha^{i}) + r^{0}$$
<sup>(3)</sup>

Where i = 1, 2, ..., 2t.



Fig. 2. Serial Syndrome Block Diagram

#### 3.1.1 Case of the basic circuit

The basic circuit of the syndrome computation block for RS (15, 11) is expressed by the equation 4.

$$S_{i} = R(i) = r^{14}(\alpha i)^{14} + r^{13}(\alpha i)^{13} + r^{1}(\alpha^{i}) + r^{0}$$
(4)

In the equation 4, the circuit corresponding shown in the figure3:



Fig. 3. Basic syndrome block

#### 3.2 Proposed optimization algorithm

In this method, another form of Syndrome computation block circuit is designed that minimizes large number of iterations.

#### 3.2.1 Case of the proposed circuit:

The proposed Syndrome computation Block [24] can be expressed by the equation presented in equation. 5:

$$Si=R(\alpha i)=(((r_{14}(\alpha i)^{2}+r_{13}(\alpha i)^{1}+r_{12})(\alpha i)^{3}+r_{11}(\alpha i)^{2}+r_{10}(\alpha i)^{1}+r_{9})(\alpha i)^{3}+..)(\alpha i)^{3}+r_{2}(\alpha i)^{2}+r_{1}(\alpha i)^{1}+r_{10}(\alpha i)^{3}+r_{10}(\alpha i)^{3}+r_{$$

The first clock, the mot received in parallel is (r14, r13, r12).



Fig. 4. Modified Syndrome Block

## **4 SIMULATION RESULTS**

The simulation of the basic and proposed syndrome block using the hardware description language VHDL [25] [26] for the RS and BCH decoders are presented in this party.

#### 4.1 Simulation the basic circuit of RS code



Fig. 5. Simulation result of the basic RS code

#### 4.2 Simulation the proposed circuit of RS code

The Simulation result of the modified RS code using the equation:  $Si=R(\alpha i)=(((r_{14}(\alpha i)^2+r_{13}(\alpha i)^1+r_{12})(\alpha i)^3+r_{11}(\alpha i)^2+r_{10}(\alpha i)^1+r_9)(\alpha i)^3+...)(\alpha i)^3+r_2(\alpha i)^2+r_1(\alpha i)^1+r_0)$ +r0 ) shown in the figure 6



Fig. 6. Simulation result of the modified RS code

The simulation of the developed and basic decoder is presented in this part for the RS code. Thus, simulation results on the tested scenario show that the proposed system is very effective and achieves high performance in the minimization.

## 5 Design and implementation of RS code

## 5.1 Syndrome Block

The implementation of the proposed algorithms of Syndrome Block on FPGA consists of programming the circuit using the hardware description language VHDL. We will describe the circuit as a VHDL algorithm. The second step is to perform a simulation using the QUARTUS II [27] software.

The circuit scheme of the implemented program is shown in Figure 7.



Fig. 7. Block diagram of Syndrome Bloc

The proposed Syndrome Block consists of a global 'Clk' and Three Parallel Inputs initiate the calculating Syndrome Block process, the 'result' can be obtained immediately after entering inputs.

## 5.2 Implementation of RS code

The proposed algorithm has been implemented on a FPGA Card using Xilinx Spartan 3E-500 to verify the test setup which presented in figure 8.



Fig. 8. Validation of new RS decoder on FPGA card

For the case of RS (15, 11), we have four coefficients of syndrome Block (S0, S1, S2, S3). In Fig.7, the value is equal to 15 (S0 =15) in decimal, (1111) in binary, so we can get the same result with only 5 iterations in comparison with the basic circuit.

## 6 Conclusion

In this contribution, a new Reed Solomon decoder is developed based an efficient algorithm of syndrome block. This algorithm offers a new syndrome computation block with a view to minimize the number of iterations. The proposed corresponding circuit has been developed, synthesized, simulated, implemented on the FPGA card and compared to the existed one to demonstrate the difference between the two circuits and the number of reduced iterations, the comparison between circuits in table 1 proves that the RS code (15, 11) has 256 iterations using the modified method while, 86 iterations using the basic method.

Finally, Simulation and Experimental results show that the performances of the now Reed Solomon decoder based parallel syndrome block are superior to the performances of traditional Reed Solomon decoders based serial syndrome block.

## 7 Acknowledgments

This work was supported by the Laboratory of Electrical Engineering and Energy System, Faculty of Sciences, University Ibn Tofail, Kenitra, Morocco and Laboratory of Industrial Engineering, data processing and logistic, Faculty of sciences Ain Chock, University Hassan II, Casablanca, Morocco.

## References

- 1. M. Malenko, « Implementation of Reed-Solomon RS (255, 239) Code », Proc. of CAIIT, no March, p. 43-48, (2014)
- M. Elghayyaty et al., « Performance comparison of new designs of chien search and syndrome blocks for BCH and Reed Solomon codes », Int. J. Commun. Networks Inf. Secur., vol. 12, no 2, p. 235-241, (2020)
- 3. M. J. Hao et S. B. Wicker, « The effect of error control coding in multichannel FSK coherent lightwave communication systems influenced by laser phase noise », J. Light. Technol., vol. 14, no 12, p. 2648-2656, (1996)
- A. Al Azad et M. I. Shahed, « A Compact and Fast FPGA Based Implementation of Encoding and Decoding Algorithm Using Reed Solomon Codes », Int. J. Futur. Comput. Commun., vol. 3, no 1, p. 31-35, (2014)
- B. Xue, « VLSI design of a Reed-Solomon decoder for gigabit automotive ethernet VLSI Design of A Reed-Solomon Decoder for Gigabit Automotive Ethernet Master Thesis », (2016).
- 6. T. K. Moon et W. C. Stirling, Mathematical Methods and Algorithms. (2000)
- S. Lee, H. Lee, C. S. Choi, J. Shin, et J. S. Ko, « 40-Gb/s two-parallel reed-solomon based forward error correction architecture for optical communications », IEEE Asia-Pacific Conf. Circuits Syst. Proceedings, APCCAS, no 1, p. 882-885, (2008)
- 8. R.T. Chien, « Cyclic Decoding Procedures for Codes », IEEE Trans. Inf. Theory, vol. 10, no 4, p. 357-362, (1965).

- 9. S. Scholl et N. Wehn, « Hardware implementation of a Reed-Solomon soft decoder based on information set decoding », Proc. -Design, Autom. Test Eur. DATE, (2014)
- L. Chaari, M. Fourati, N. Masmoudi, et L. Kamoun, « A reconfigurable FEC system based on reed-solomon codec for DVB and 802.16 network », WSEAS Trans. Circuits Syst., vol. 8, no 8, p. 729-744, (2009).
- V. Bianchi, M. Bassoli, et I. De Munari, « Comparison of FPGA and microcontroller implementations of an innovative method for error magnitude evaluation in reed– solomon codes », Electron., vol. 9, no 1, (2020)
- S. Kamar, A. Fouda, A. Zekry, et A. Elmahdy, « FPGA implementation of RS codec with interleaver in DVB-T using VHDL », Int. J. Eng. Technol., vol. 6, no 4, p. 171, (2017)
- 13. V. Tilavat, « Simplification of Procedure for Decoding Reed- Solomon Codes Using Various Algorithms : An Survey », vol. 2, no 1, p. 279-283, (2014).
- B. Tiwari et R. Mehra, « Design and implementation of Reed Solomon Decoder for 802.16 network using FPGA », 2012 IEEE Int. Conf. Signal Process. Comput. Control. ISPCC 2012, p. 1-5, (2012)
- H. Saidi, M. Turki, Z. Marrakchi, A. Obeid, et M. Abid, « Implementation of Reed Solomon Encoder on Low-Latency Embedded FPGA in Flexible SoC based on ARM Processor », 2020 Int. Wirel. Commun. Mob. Comput. IWCMC 2020, p. 1347-1352, (2020)
- M. Elghayyaty, A. Wahbi, A. El Habti El Idrissi, O. Mouhib, L. Hlou, et A. Hadjoudja, « Conception and Hardware Minimization of a New Chien Search Block for Reed Solomon Codes With Implementation on Fpga Card », ARPN J. Eng. Appl. Sci., vol. 15, no 11, p. 1248-1254, (2020).
- J. Jeong, D. Shin, W. Shin, et J. Park, « An Even/Odd Error Detection Based Low-Complexity Chase Decoding for Low-Latency RS Decoder Design », IEEE Commun. Lett., vol. 25, no 5, p. 1505-1509, (2021)
- R. Heloir, C. Leroux, S. Hemati, M. Arzel, et W. J. Gross, « Stochastic chase decoder for reed-solomon codes », 2012 IEEE 10th Int. New Circuits Syst. Conf. NEWCAS 2012, p. 5-8, (2012)
- D. Garg, C. P. Sharma, P. Chaurasia, et A. R. Chowdhury, « High throughput FPGA implementation of Reed-Solomon Encoder for Space Data Systems », 2013 Nirma Univ. Int. Conf. Eng. NUiCONE 2013, p. 1-5, (2013)
- 20. D. S. Reay, T. C. Green, et B. W. Williams, « Field programmable gate array implementation of a neural network accelerator », IEE Colloq., no 61, 1994.
- H. Lee, C. S. Choi, J. Shin, et J. S. Ko, «100-Gb/s Three-Parallel Reed-Solomon based Foward Error Correction Architecture for Optical Communications », 2008 Int. SoC Des. Conf. ISOCC 2008, vol. 1, p. 265-268, (2008)
- 22. Y. J. Tang et X. Zhang, « Fast En/Decoding of Reed-Solomon Codes for Failure Recovery », IEEE Trans. Comput., vol. 71, no 3, p. 724-735, (2022)
- H. M. Shao, T. K. Truong, L. J. Deutsch, J. H. Yuen, et I. S. Reed, « Vlsi Design of a Pipeline Reed-Solomon Decoder. », ICASSP, IEEE Int. Conf. Acoust. Speech Signal Process. - Proc., vol.c,no5,p.1404-1407,(1985)
- 24. T. C. Lin, P. D. Chen, et T. K. Truong, « Simplified procedure for decoding nonsystematic reed-solomon codes over gf(2m) using euclid's algorithm and the fast fourier transform », IEEE Trans. Commun., vol. 57, no 6, p. 1588-1592, (2009)

- 25. H. Luo, W. Zhang, Y. Wang, Y. Hu, et Y. Liu, « An Algorithm for Improving the Throughput of Serial Low-Complexity Chase Soft-Decision Reed-Solomon Decoder », IEEE Trans. Very Large Scale Integr. Syst., vol. 25, no 12, p. 3539-3542, (2017)
- 26. Y. H. U et M. R. Hiremath, « Implementation of BCH Code (n, k) Encoder and Decoder for Multiple Error Correction Control », Int. J. Comput. Sci. Mob. Appl., vol. 2, no 5, p. 45-54, (2014)
- 27. C. Engineering, « Vlsi Implementation of Block Error Correction Coding », (2011).