

# Open Research Online

---

The Open University's repository of research publications and other research outputs

## Pinned Photodiode Imaging Pixel With Floating Gate Readout and Dual Gain

### Journal Item

How to cite:

Stefanov, Konstantin D. and Prest, Martin J. (2023). Pinned Photodiode Imaging Pixel With Floating Gate Readout and Dual Gain. IEEE Transactions on Electron Devices (Early access).

For guidance on citations see [FAQs](#).

© 2023 IEEE

Version: Accepted Manuscript

Link(s) to article on publisher's website:  
<http://dx.doi.org/doi:10.1109/ted.2023.3266711>

---

Copyright and Moral Rights for the articles on this site are retained by the individual authors and/or other copyright owners. For more information on Open Research Online's data [policy](#) on reuse of materials please consult the policies page.

---

[oro.open.ac.uk](http://oro.open.ac.uk)



area of the SG and its high capacitance to substrate, and also due to the junction capacitances of M1, M2 and the SN which are all connected in parallel with the SG. Readout of this type has been considered for other applications, although with the opposite requirement – to achieve high CVF on the sense gate [9]. Based on the “skipper” technique [10], multiple signal readouts can be used to reduce the white and  $1/f$  noises. Floating gate readout of a  $pn$ -junction-based storage node for HDR imaging has also been reported [11].




Fig. 2. Potential diagrams during pixel operation.

Next, the charge is transferred to the sense node for the normal charge-to-voltage conversion on a  $pn$  junction. First, the SN is reset to the voltage  $V_{REF}$  by simultaneously turning on M1 and M2, while the charge is kept under SG. Following that, the voltage  $V_{REF}$  is lowered while M1 is on, M2 is off, and OG is biased in a way to create a potential gradient towards the SN, as shown in Fig. 2(d). The charge reaches the SN and the signal is read out in Fig. 2(e). This second readout path has high conversion gain because the capacitance of the sense node is small and M2 is turned off. Correlated double sampling (CDS) is implemented for both readout paths by storing the signal at the column output before and after the corresponding charge transfer, thus eliminating the reset noise.

A prototype pixel with the layout shown in Fig. 3 was included in a test chip together with normal PPD (4T) reference pixels. All were laid on a  $10\ \mu\text{m}$  pitch, with each type occupying a  $128 \times 512$ -pixel sub-array. The device was manufactured in a  $180\ \text{nm}$  CMOS image sensor process using  $5\ \mu\text{m}$  thick,  $p$ -type epitaxial silicon with resistivity of  $8\ \Omega\cdot\text{cm}$ . The gap between the polysilicon gates TG-SG, and SG-OG is  $0.2\ \mu\text{m}$ .




Fig. 3. Layout of the proposed pixel.

The estimated charge storage capacity of the PPD is  $170\ \text{ke}^-$ . From TCAD simulations of the charge coupling to the SG, and after including all the capacitances from the layout, the expected CVF for the low and high gain paths was calculated as  $13.7\ \mu\text{V}/e^-$  and  $54.2\ \mu\text{V}/e^-$ , respectively. As seen in Fig. 1, there is no additional doping under TG, SG and OG. This was chosen to achieve surface channel conditions under SG, so that the largest charge storage capacity can be realized.

The metal track providing the source follower supply  $V_{PIX}$  has been enlarged to form a light shield over the SG and the OG. The pixel has global shutter (GS) capability with the help of two global reset (GRST) gates, seen on both sides of the PPD in Figure 3. A distinct advantage of the proposed pixel design is that no changes to the manufacturing process are required.

### III. EXPERIMENTAL RESULTS

The performance of the pixel was characterized in rolling shutter mode readout using the control signals shown in Fig. 4. In addition to the signals required to achieve the operation described in Section II, an optional charge clear was added before the PPD charge transfer. The clear is used to remove the charge collected under the SG during integration and is identical to the transfer SG-OG-SN shown in Fig. 2(c)-(e). The sample & hold reset (SHR) is used to store the reset samples in the column CDS circuitry, and SHS does this for the signal samples.




Fig. 4. Timing diagram used for pixel characterization showing the amplitudes of the control signals. The high levels of the signals not indicated are  $3.3\ \text{V}$ . All low levels are  $0\ \text{V}$ .

Figure 5(a) shows the photoresponse under visible illumination at  $25\ ^\circ\text{C}$ , and the caption lists the operating conditions used. The conversion gains were determined from the mean-variance curve and the external electronic gain at  $15.5\ \mu\text{V}/e^-$  and  $46.8\ \mu\text{V}/e^-$  for the low and high gain readout paths, respectively. Figure 5(b) plots the residuals between the data points and a linear fit to the data between 0 and 90% FWC as a measure of the photoresponse linearity.

A gain measurement using an  $^{55}\text{Fe}$  x-ray source, creating charge of  $1620\ e^-$  from the  $5.9\ \text{keV}$  Mn-K $\alpha$  line was also performed and is shown in Fig. 6. The conversion gains obtained from the x-ray measurements are  $16.9\ \mu\text{V}/e^-$  and  $50.0\ \mu\text{V}/e^-$  for the low and high gain readout paths, respectively, and agree to better than 10% with the values from the mean-variance derivation.




Fig. 5. Photoresponse (a) and linearity (b) at both gains for the following conditions:  $V_{REF1} = 2.9$  V,  $V_{REF2} = 1.0$  V,  $V_{OG} = 1.5$  V,  $V_{RST} = 3.6$  V,  $V_{TG} = 3.3$  V,  $V_{PIX} = 3.3$  V. One ADU is  $80.1 \mu\text{V}$ .




Fig. 6. X-ray response to an  $^{55}\text{Fe}$  source for the conditions in Fig. 5.




Fig. 7. Readout noise histograms at low and high gain of the prototype HDR pixel and of a reference 4T pixel on the same die at  $23^\circ\text{C}$  for the bias voltages listed in the caption on Fig. 5.

The FWC and the readout noise for the low and high gain paths were measured to be  $114 \text{ ke}^-$  and  $6.8 \text{ e}^- \text{ RMS}$ , and  $38 \text{ ke}^-$  and  $3.6 \text{ e}^- \text{ RMS}$ , respectively. The measurements were carried out at 20 fps readout rate and  $23^\circ\text{C}$  and include the shot noise contribution from the dark current. The gain ratio is very close to 3, and the dynamic range is 31700 (90 dB). In one of the reference 4T pixels the FWC is  $22 \text{ ke}^-$  for a CVF of  $68 \mu\text{V}/\text{e}^-$ , and despite the mean noise being lower at  $1.63 \text{ e}^- \text{ RMS}$  due to the higher conversion gain, the DR is only 82.5

dB.

The readout noise histograms of both gain paths are shown in Fig. 7 together with the noise histogram of the reference 4T pixel. To eliminate the shot noise from the dark current, the transfer gate voltage was kept low for all noise measurements, and the second OG pulse in the timing diagram in Fig. 4 was not applied. With the dark signal eliminated, the readout noise at high gain becomes  $2.4 \text{ e}^- \text{ RMS}$  and the DR increases to 93.5 dB. This value could be reached if the dark signal is negligible, for example at higher readout rates or if the sensor is cooled.

If not cleared before charge transfer out of the PPD, the dark current measured at the sense node would include the signal generated by interface traps under the SG because the silicon surface there is not pinned. The dark current in high gain mode as a function of VOG, shown in Fig. 8, indicates that VOG must be higher than 1.5 V for efficient clearing of the dark signal when  $V_{REF2} = 1.0$  V. Under these conditions, the dark currents in low and high gain mode are nearly identical and are close to the values in the reference 4T pixels.




Fig. 8. Dark current in high gain mode, with and without initial signal clear at  $V_{REF2} = 1.0$  V and  $25^\circ\text{C}$ .




Fig. 9. Image lag as a function of the length of the TG pulse in low gain mode for the bias voltages listed in the caption of Fig. 5 and signal at approximately half FWC ( $\approx 54 \text{ ke}^-$ ). The dark signal at the device operating temperature of  $25^\circ\text{C}$  is approximately  $30 \text{ e}^-$ . The data were obtained from sequences of 5 dark and 5 bright images as shown in the inset.

Both the leading and the trailing image lag were measured because the initial dark signal clear could create a lag asymmetry. The leading edge lag was calculated as the normalized difference between the signals under steady-state illumination and in the first bright image following several dark images. Similarly, the trailing edge lag is the signal in the

first dark image following sufficient number of bright ones, normalized to the signal under steady-state illumination. Experimentally it was established that series of 5 bright and 5 dark images were more than enough to reach the steady state signal levels, as shown in the inset of Fig. 9.

The transfer out of the PPD was confirmed to be lag-free for  $VTG > 2.7$  V when the TG pulse length is 1.5  $\mu$ s. For the nominal  $VTG = 3.3$  V the lag is negligible for TG pulses as short as 50 ns and is shown in Fig. 9. The lag performance is very good because the transfer gate is relatively wide, and so is the SG, which behaves as a large charge collecting element. A systematic offset of -0.2% in the measured trailing edge lag was found but remained unexplained.

The transfer from the SG to the SN has negligible lag for  $VOG > 1.3$  V as shown in Fig. 10. At  $VOG = 1.5$  V the low lag performance is maintained even for OG pulse lengths below 100 ns.




Fig. 10. Image lag as a function of VOG in high gain mode for the bias voltages listed in the caption of Fig. 5 and signal at half FWC ( $\approx 18$  ke<sup>-</sup>).

The proposed pixel was characterized only in rolling shutter mode to demonstrate its operating principles, but it can also be operated in GS mode. Due to the signal storage under the sense gate, the readout path with high conversion gain accomplishes the same CDS as in rolling shutter mode, and should therefore exhibit the same readout noise. The low gain path would not perform CDS, as is common for most GS imagers.

TABLE I  
COMPARISON OF IN-PIXEL DUAL GAIN IMPLEMENTATIONS

Reference	[3]	[4]	[6]	[11]	This work
Method	Dual photodiode	Dual conversion gain	LOFIC	Floating diffusion capacitor	Floating gate
Pixel pitch	3.2 $\mu$ m	6.5 $\mu$ m	7.5 $\mu$ m	5.6 $\mu$ m	10 $\mu$ m
Process	110 nm	180 nm	350 nm	350 nm	180 nm
Exposure	Triple	Single	Single	Dual	Single
RMS noise	0.94 e <sup>-</sup>	2 e <sup>-</sup>	5 e <sup>-</sup>	10 e <sup>-</sup>	3.6 e <sup>-</sup>
DR	120 dB	87 dB	100 dB	100 dB	90 dB

Table 1 summarizes and compares the main characteristics of several PPD-based HDR pixels employing different in-pixel dual gain methods with this work.

#### IV. CONCLUSION

In this brief we present a new PPD-based pixel design using a floating gate to accomplish two consecutive signal readouts

with different conversion gains. The pixel operates with a single exposure and a single charge transfer out of the PPD. The first prototype demonstrates significantly increased DR and negligible image lag. Although this implementation is for a pixel on 10  $\mu$ m pitch, the proposed architecture could be scaled down to smaller pixels. Further improvements to the DR could be achieved by reducing the sense node capacitance and the readout noise, and also by increasing the sense gate capacitance. The proposed pixel architecture could be attractive for HDR imagers using single exposure.

#### REFERENCES

- [1] I. Takayanagi and R. Kuroda, "HDR CMOS Image Sensors for Automotive Applications," in *IEEE Transactions on Electron Devices*, vol. 69, no. 6, pp. 2815-2823, June 2022, doi: 10.1109/TED.2022.3164370.
- [2] P. Vu, B. Fowler, S. Mims, C. Liu, J. Balicki, H. Do, W. Li and J. Appelbaum, "Low Noise High Dynamic Range 2.3Mpixel CMOS Image Sensor Capable of 100Hz Frame Rate at Full HD Resolution" in *International Image Sensor Workshop, Hokkaido, Japan, 2011* [Online]. Available: <https://imagesensors.org/>
- [3] T. Willassen, J. Solhusvik, R. Johansson, S. Yaghmai, H. Rhodes, S. Manabe, D. Mao, Z. Lin, D. Yang, O. Cellek, E. Webster, S. Ma and B. Zhang, "A 1280x1080 4.2 $\mu$ m Split-diode Pixel HDR Sensor in 110nm BSI CMOS Process," in *International Image Sensor Workshop, Vaals, The Netherlands, 2015* [Online]. Available: <https://imagesensors.org/>
- [4] C. Ma, Y. Liu, Y. Li, Q. Zhou, X. Wang and Y. Chang, "A 4-M Pixel High Dynamic Range, Low-Noise CMOS Image Sensor With Low-Power Counting ADC," *IEEE Transactions on Electron Devices*, vol. 64, no. 8, pp. 3199-3205, Aug. 2017, doi:10.1109/TED.2017.2702624.
- [5] I. Takayanagi, N. Yoshimura, K. Mori, S. Matsuo, S. Tanaka, H. Abe, N. Yasuda, K. Ishikawa, S. Okura, S. Ohsawa, T. Otaka, "An Over 90 dB Intra-Scene Single-Exposure Dynamic Range CMOS Image Sensor Using a 3.0  $\mu$ m Triple-Gain Pixel Fabricated in a Standard BSI Process," *Sensors*, vol. 18, no. 2, p. 203, Jan. 2018, doi: 10.3390/s18010203.
- [6] N. Akahane, S. Sugawa, S. Adachi, K. Mori, T. Ishiuchi and K. Mizobuchi, "A sensitivity and linearity improvement of a 100-dB dynamic range CMOS image sensor using a lateral overflow integration capacitor," in *IEEE Journal of Solid-State Circuits*, vol. 41, no. 4, pp. 851-858, April 2006, doi: 10.1109/JSSC.2006.870753.
- [7] Y. Fujihara, M. Murata, S. Nakayama, R. Kuroda and S. Sugawa, "An Over 120 dB Single Exposure Wide Dynamic Range CMOS Image Sensor With Two-Stage Lateral Overflow Integration Capacitor," in *IEEE Transactions on Electron Devices*, vol. 68, no. 1, pp. 152-157, Jan. 2021, doi: 10.1109/TED.2020.3038621.
- [8] J. Ma, D. Zhang, O. Elgandy and S. Masoodian, "A Photon-Counting 4Mpixel Stacked BSI Quanta Image Sensor with 0.3e<sup>-</sup> Read Noise and 100dB Single-Exposure Dynamic Range," *2021 Symposium on VLSI Circuits, Kyoto, Japan, 2021*, pp. 1-2, doi: 10.23919/VLSICircuits52068.2021.9492410.
- [9] K. D. Stefanov, M. J. Prest, M. Downing, E. George, N. Bezawada, and A. D. Holland, "Simulations and Design of a Single-Photon CMOS Imaging Pixel Using Multiple Non-Destructive Signal Sampling," *Sensors*, vol. 20, no. 7, p. 2031, Apr. 2020, doi: 10.3390/s20072031.
- [10] E. R. Fossum, "Active pixel sensors: are CCDs dinosaurs?," *Proc. SPIE 1900, Charge-Coupled Devices and Solid State Optical Sensors III, July 1993*, doi: 10.1117/12.148585.
- [11] D. Kim, Y. Chae, J. Cho and G. Han, "A Dual-Capture Wide Dynamic Range CMOS Image Sensor Using Floating-Diffusion Capacitor," in *IEEE Transactions on Electron Devices*, vol. 55, no. 10, pp. 2590-2594, Oct. 2008, doi: 10.1109/TED.2008.2003023.