

Early fault detection in SiC-MOSFET with application in boost converter

Detección de fallas en SiC-Mosfet con aplicación en un convertidor elevador



Leobardo Hernández-González^{1*}, Climaco Arvizu-Ogilvie¹, Alejandro Tapia-Hernández², Mario Ponce-Silva³, Abraham Claudio-Sánchez³, Marco Rodríguez-Blanco⁴, Jesús Aguayo-Alquicira³

¹ESIME Culhuacan, Instituto Politécnico Nacional, Av. IPN, S/N, C.P. 04430, Ciudad de México, México

²Instrumentation and Driver HMI, Continental Automotive, Camino A La Tijera No. 3, C.P. 45640, Guadalajara, México

³Centro Nacional de Investigación y Desarrollo Tecnológico, Interior Internado Palmira S/N, Col. Palmira, C.P. 62490, Cuernavaca, México

⁴Departamento de Ingeniería Electrónica, Universidad Autónoma del Carmen No. 4 Esq. Avenida Concordia Col. Benito Juárez, C.P.

24180, Cd. del Carmen, Campeche, México

ARTICLE INFO:

Received April 09, 2017 Accepted March 15, 2018

KEYWORDS:

Semiconductor, silicon carbide, fault-detection

Semiconductor, carburo de silicio, detección de fallas

ABSTRACT: This paper presents the design of a fault detection circuit applied to a silicon carbide Mosfet (SiC-Mosfet). Fault detection is done by monitoring the behavior of the gate signal. The most important characteristic that has been reported in literature is quick detection since the evaluation is done while the SiC Mosfet is turning-on. With this method fast detection is allowed for short-circuit and open-circuit failure with small times for detection which prevents to spread the failure to the full system. To validate the fault detection circuit a boost converter with SiC-Mosfet was designed. Experimental results validate the reliability of the proposal.

RESUMEN: Este artículo presenta el diseño de un circuito de detección de fallas aplicado a Mosfet de carburo de silicio; la detección de falla es realizada a través del monitoreo de comportamiento de la señal de compuerta. Las más importantes características que se analizaron y se reportan son: rápida detección debido a que la evaluación se realiza en la conmutación a encendido, permitiendo la detección de fallas en corto circuito y circuito abierto; tiempos rápidos de detección lo que previene difusión de la falla al sistema completo. Para validar el circuito de detección fue diseñado un convertidor boost con SiC-Mosfet. Los resultados obtenidos validan la confiabilidad de la propuesta presentada.

1. Introduction

The development of power semiconductors based on materials with wide forbidden band like Silicon Carbide (SiC) has become a viable alternative to replace the actual Silicon power devices due to its advantages like: wider forbidden band (2x), higher electrons speed saturation (2x) and better thermal conductivity (5x). These advantages help to avoid the use of heatsinks improving switching frequency and reducing the switching losses with better stability against temperature [1–4]. The Power-MOS based on (SiC) is one of the devices ready to replace the actual Power-MOS silicon solution mainly in applications with high temperature and high current density like power converters.

* Corresponding author: Leobardo Hernández-González
 E-mail: lhernandezg@ipn.mx
 ISSN 0120-6230
 e-ISSN 2422-2844

The electrical characteristics of the SiC-Mosfet require an early fault detection subsystem to isolate any fault as fast as possible avoiding the damage of the components and protecting the application. In literature have been reported different fault detection techniques based on the measurement of the collector voltage, collector current, gate voltage and the induced voltage from the inductance of the emitter wire for IGBTs [5-9]. However, the implementation of a fault detection circuit represents a higher cost with complex configurations and low performance for fault detection and reverses voltage transients. Other reported techniques are based on the measurement of the voltage level changes [10], deviation of the normalized current [11, 12], and the voltage slew rate [13, 14]. These techniques are faster than those previous mentioned. However, to find the fault several measurements are necessary causing a late detection of the fault due to the complex analysis even in steady state and only for open-circuit fault condition.

In [15–17] have been showed that a correct analysis of the gate signal (IGBT Mosfet) allows a microseconds



detection time. To apply a technique based on the gate behavior of the SiC-Mosfet is necessary to analyze the charge behavior of the internal capacitances C_{GS} and C_{GD} due to the small capacitance value (1900 pF) and the gate charge less than 28 nC for 1200V@25A [18].

In this paper is presented a novel fault detection technique based on the analysis of the SiC-Mosfet gate while is turning-on. Simulation and experimental results are shown for a boost topology. The theoretical analysis of the gate charge is included with simulation results of the fault detection system proposed and the experimental results to validate the proposal.

2. Analysis of V_{GS} behavior when is turning-on

In Figure 2 is showed the analytical behavior of the gate-source voltage and its dependency with the drain current for a non-fault condition. Due to the interaction between the SiC Mosfet and the external circuitry it is necessary to consider the kind of load [19]. The analysis of the load is showed in Figure **??** where V_T is the threshold voltage, V_{G1} is the flat phase voltage and V_{GM} is the maximum applied voltage to the converter. Each period of time represent a phase of V_{GS} respecting I_D . The initial conditions for the analysis are: $V_{GS} = 0$, $I_D = 0$ and $V_{DS} = V_{DD}$.



Figure 1 DRX patterns of spinel materials obtained by solid state: (a) $LiMn_2O_4$ and (b) $LiNi_{0.5}Mn_{1.5}O_4$. Sol-gel: (c) $LiMn_2O_4$ and (d) $LiNi_{0.5}Mn_{1.5}O_4$



Figure 2 Equivalent circuit for the Mosfet to analyze the behavior of V_{GS} while is turning-on

2.1 Period t₁

 V_{GS} depends of the charge $C_{GS} + C_{GD}$ through R_G , while it rises from zero to the activation level V_T , I_D is 0A. This period of time is defined as turn-on delay and the behavior is given by (1).

$$V_{GS} = V_{GM} \left\{ 1 - e^{-\left[\frac{t}{R_G(C_{GS} + C_{GD})}\right]} \right\}$$
(1)

2.2 Period t₂

 $V_{GS} > V_T$ this condition sets the current through the drain and is proportional to the gate voltage with a g_m slew rate. Due to the Miller effect in the capacitance C_{GD} the charge has an exponential behavior according with (2).

$$I_D = g_m \left\{ V_{GM} \left(1 - e^{-\frac{t}{R_G(C_{GS} + C_{GD})}} \right) - V_T \right\}$$
 [2]

2.3 Period t₃

 I_D has its maximum level given by the external load connected to the Mosfet. Because I_D is constant the gate voltage is constant (flat phase) which is given by (3).

$$V_{G1} = V_T + \frac{I_{DM}}{g_m} \tag{3}$$

Because V_{GS} is constant, all the current flows through the capacitance C_{GD} , at the same time V_D decreases near zero which forces the gate current to follow the charge of C_{GD} [4].

$$I_G = \frac{1}{R_G} \left[V_{GM} - \left(V_T + \frac{I_{DM}}{g_m} \right) \right]$$
(4)

After period t_3 , C_{GD} is still charged forcing V_{GS} to rise exponentially to the maximum value V_{GM} .



Figure 3 Theoretical behavior for V_{GS} for a) short-circuit and b) open-circuit



Figure 4 V_{GS} for $I_D = 1A$ with R_G values of 10Ω , 50Ω , 100Ω and 180Ω

From the presented behavior is observed the dependency of I_D with respect to V_{GS} during t_3 (flat phase). As can be seen on (3), if I_D changes (short-circuit or open circuit fault) a change on V_{GS} is induced. In Figure 3 is presented the theoretical behavior caused by short-circuit and open circuit fault condition.

3. Simulation results when V_{GS} is turning-on

In order to select the appropriate thresholds during the flat phase of V_{GS} , the behavior of the SiC-Mosfet was simulated with different values of I_D and R_G for short-circuit and open-circuit faults.



Figure 5 V_{GS} for $I_D = 10A$ with R_G values of $10\Omega, 50\Omega, 100\Omega$ and 180Ω

The device used was the CMF10120 ($I_D = 10A$, $V_{DS} = 1200V$) from Cree Company.

In Figures 4 and 5 is showed the behavior of V_{GS} for $I_D = 1A$ and 10A with R_G variations. For $R_G = 10\Omega$ the dynamic of the C_{GD} charge is incremented and the time of the flat phase is reduced. With $R_G = 180\Omega$ the dynamic of the C_{GD} charge is reduced and the time of the flat phase is increased. In Figure 6 is showed the comparative of V_{GS} for $I_D = 1A$ and 10A with $R_G = 180\Omega$. From these results was concluded that $R_G = 180\Omega$ allows an optimal dynamic of the V_{GS} charge for an appropriate experimental measurement with short-circuit and open-circuit fault conditions.

VZ1	VZ2	VZ3	Z1	Z2	Z3	Fault
On	0	0	1	0	0	Short
On	On	0	0	1	0	None
On	On	On	0	0	1	Open

 Table 1
 Zones comparator operation

4. Fault detection system

Figure 7 shows the block diagram of the fault detection system based on [16, 17]. It is formed by a differential block, window voltage comparator, hysteresis comparator, ramp generator, zones comparator and the decision circuit.



Figure 6 Behavior of V_{GS} for $I_D = 1A$ and $I_D = 10A$ with $R_G = 180\Omega$



Figure 7 Block diagram for the fault detection circuit

The zones comparator works according with Table 1. For a non-fault condition only VZ1 and VZ2 thresholds are working. When a short-circuit fault occurs VZ1 is activated and when an open-circuit fault occurs VZ1, VZ2 and VZ3 are activated.

In Figure 8 simulation results are presented for a non-fault condition where the following responses are shown: differential circuit V_{GS} , hysteresis circuit S1, In Figure 10 are showed the simulation results for a

window comparator S2, logic multiplier circuit P1=S1*S2 and ramp generator P2 as function of the pulse width P1. In Figure 9 are showed the thresholds levels VZ1 and VZ2.



Figure 8 Simulation result for a non-fault condition



Figure 9 Simulation result of the zone comparator for a non-fault condition



Figure 10 Simulation result of the fault detection circuit for a short-circuit fault condition

short-circuit fault condition where can be seen that signal P2 has smaller amplitude due to the flat phase time reduction according with the drain current increment. In Figure 11 is showed the corresponding VZ1 threshold level.



Figure 11 Simulation result of the zone comparator for a short-circuit fault condition

In Figure 12 are showed the simulation results for an open-circuit fault condition where can be seen that signal P2 has a bigger amplitude due to the flat phase time increment according with the increment of I_D . In Figure 13 are showed the corresponding threshold levels VZ1, VZ2 y VZ3.



Figure 12 Simulation results of the fault detection circuit for an open-circuit fault condition

5. Experimental results

In order to validate the fault detection circuit a boost converter was designed with the following characteristics: $I_{out} = 2A$, $\Delta V_0 = 3V$, $F_{SW} = 50kHz$ and $\Delta I_{IND} = 1.2A$ [20]. The circuit to detect, isolate and replace the damaged component is presented in Figure 14.



Figure 13 Simulation result of the zone comparator for an open-circuit fault condition



Figure 14 Test circuit to validate the fault detection system

On it is observed the replacement SiC-Mosfet which is activated immediately when the proposed fault detection system detects a fault condition.

In Figures 15, 16 and 17 are showed the signals V_{GS} of the differential block for a non-failure condition, short-circuit failure and open-circuit failure. The yellow waveform is the gate signal of the SiC-Mosfet and the green waveform is the acquired signal from the instrumentation amplifier. From the waveforms is possible to verify the theoretical influence of the flat phase time, for a short-circuit failure condition the duration of the phase is reduce and for open-circuit failure condition the duration of the phase is incremented.

In Figures 18, 19 and 20 are showed the experimental results for the logic multiplier and the ramp generator for a non-fault condition, short-circuit fault and open-circuit fault. The green waveform is P1 and the yellow waveform is P2.

It is possible to see that the ramp amplitude is reduced when a short-circuit fault condition occurs and is incremented when an open-circuit fault occurs. This behavior is according with the simulation results from Figures 8, 10 and 12.



Figure 18 Experimental results of the logic multiplier and the ramp generator for a non-fault condition









signal Z1. This behavior corresponds with the description on Table 1.



Figure 15 V_{GS} signal of the differential block for a non-fault condition



Figure 16 V_{GS} signal of the differential block for a short-circuit fault condition



Figure 17 V_{GS} signal of the differential block for an open-circuit fault condition

In Figures 21, 22 and 23 are showed the experimental results of the decision block for: non fault, short-circuit fault and open-circuit fault conditions. Green waveform is the digital signal Z2 and yellow waveform is the digital



Figure 21 Experimental results when Z2 is activated from the decision block for a non-fault condition



Figure 22 Experimental results when Z3 and Z2 are activated from the decision block for an open-circuit fault condition



Figure 23 Experimental results when Z1 and Z2 are activated from the decision block for a short-circuit fault condition

6. Conclusions

In this paper has been presented simulation and experimental results for an early fault detection system applied for a SiC-Mosfet. The objective was to obtain early fault detection for a high dynamic system like the SiC-Mosfet on a switching power supply. In order to validate the system, the gate signal was analyzed for different fault conditions (non-fault, short-circuit fault and open circuit fault). According with the results the fault was mitigated making use of a replacement component to avoid the propagation of the fault. Future work includes the incorporation of the thresholds making use of an adaptive algorithm to improve the robustness of the proposed system.

References

- R. Singh, "Reliability and performance limitations in sic power devices," *Microelectronics Reliability*, vol. 46, no. 5-6, pp. 713–730, May 2006.
- [2] A. A. et. al., "Progress in silicon carbide power devices," in 64th IEEE Devices Research Conference, Pennsylvania, USA, 2006, pp. 155–158.
- [3] J. C. Zolper, "Emerging silicon carbide power electronics components," in 20th Annu. IEEE Appl. Power Electron. Conf., Austin, TX, USA, 2005, pp. 11–17.
- [4] M. Holz, G. Hultsch, T. Scherg, and R. Rupp, "Reliability considerations for recent infineon sic diode releases," *Microelectronics Reliability*, vol. 47, no. 9-11, pp. 1741–1745, Sep 2007.
- [5] R. S. Chokhawala and S. Sobhani, "Switching voltage transient protection schemes for high-current igbt modules," *IEEE Trans. Ind. Appl.*, vol. 33, no. 6, pp. 1601–1610, Nov 1997.
- [6] R. S. Chokhawala, J. Catt, and L. Kiraly, "A discussion on igbt shortcircuit behavior and fault protection schemes," *IEEE Trans. Ind. Appl.*, vol. 31, no. 2, pp. 256–263, Mar 1995.
- [7] R. Pagano, K. S. Y. Chen, S. Musumeci, and A. Raciti, "Short circuit analysis and protection of power module igbts," in 20th Annu. IEEE Appl. Power Electron. Conf., Austin, TX, USA, 2005, pp. 777–783.
- [8] F. Huang and F. Flett, "Igbt fault protection based on di/dt feedback control," in *IEEE Power Electronics Specialists*, Orlando, Florida, USA, 2007, pp. 1913–1917.
- [9] B. G. Park, J. B. Lee, and D. S. Hyun, "A novel short-circuit detecting scheme using turn-on switching characteristic of igbt," in *IEEE Industry Applications Society Annual Meeting*, Edmonton, Canada, 2008, pp. 1–5.
- [10] T. J. Klim, W. C. Lee, and D. S. Hyun, "Detection method for open-circuit fault in neutral-point-clamped inverter systems," *IEEE Trans. Ind. Electron.*, vol. 56, no. 7, pp. 2754–2763, Mar 2009.
- [11] W. Sleszynski, J. Nieznanski, and A. Cichowski, "Open-transistor fault diagnostics in voltage-source inverters by analyzing the load currents," *IEEE Trans. Ind. Electron.*, vol. 56, no. 11, pp. 4681–4688, Jun 2009.
- [12] K. Rothenhagen and F. W. Fuchs, "Performance of diagnosis methods for igbt open circuit faults in three phase voltage source inverters for ac variable speed drives," in *Proc. Eur. Conf. Power Electron. Appl.*, Dresden, Germany, 2005, pp. 1–10.
- [13] Y. X. et al., "Prognostic and warning system for power-electronic modules in electric, hybrid electric, and fuel-cell vehicles," *IEEE Trans. Ind. Electron.*, vol. 55, no. 6, pp. 2268–2276, May 2008.
- [14] J. Klima, "Analytical investigation of an induction motor drive under inverter fault mode operations," *IEEE Proc. Elect. Power Appl.*, vol. 150, no. 3, pp. 255–262, May 2003.
- [15] M. A. R. et al., "A failure detection strategy for igbt based on gate

voltage behavior applied to a motor drive system," *IEEE Trans. Ind. Electron.*, vol. 58, no. 5, pp. 1625–1633, May 2011.

- [16] M. R. et al., "Aspectos críticos en el diseño de un circuito de detección de fallas en el igbt basado en la medición de la señal de compuerta," in Congreso Internacional sobre Innovación y Desarrollo Tecnológico, Cuernavaca Morelos, México, 2010, pp. 1–5.
- [17] M. A. R. et al., "Study of a novel electronics circuit for detecting faults in the igbt," *IEEE Latin America Transactions*, vol. 12, no. 3, pp. 402–409, May 2014.
- [18] Cree Company. (2016) C2m0040120d silicon carbide power mosfet. Accessed December, 2016. [Online]. Available: https://www.wolfspeed.com/power/products/sic-mosfets/table
- [19] B. Baliga, Fundamentals of Power Semiconductor Devices, 1st ed. USA: Springer, 2018.
- [20] N. Mohan, T. M. Undeland, and W. P. Robbins, *Power Electronics Converter Applications and Design*, 2nd ed. New York USA: John Wiley & Sons INC, 1995.