Super class AB RFC OTA with adaptive local common-mode feedback

M. P. Garde, A. J. Lopez-Martin, R. G. Carvajal and J. Ramirez-Angulo

> A super class AB recycling folded cascode operational transconductance amplifier is presented. It employs local common-mode feedback using two matched tuneable active resistors, allowing to adapt the amplifier to different process variations and loads. Measurement results from a test chip prototype fabricated in a 0.5 µm CMOS process validate the proposal.

Introduction: Super Class AB Operational Transconductance Amplifiers (OTAs) are single-stage topologies that feature dynamic current boosting both at the bias current source and active load of the input differential pair. As a result, dynamic performance is much better than in conventional class AB amplifiers. Moreover, small-signal performance and current efficiency are also improved thanks to the local common-mode feedback technique employed [1]. Originally, only the current mirror OTA topology was suitable to implement super class AB operation [1]. Recently, it was also extended by the authors to the Recycling Folded Cascode (RFC) OTA [2]. However, performance of the super class AB OTAs in [1]-[2] relies on the resistance value R of two matched passive resistors, which can suffer from process and temperature variations. Moreover, R is chosen to optimize slew rate (SR), gain-bandwidth product (GBW) and phase margin (PM) for a given load capacitance C_L . Since R is fixed once the OTA is fabricated, the use of a different C_L leads to a suboptimal performance. Lastly, R in [1]-[2] is implemented using a high resistance non-silicided polysilicon layer which may not be available in some low-cost CMOS processes.

In this Letter, a simple modification to the RFC OTA in [2] which solves these issues is proposed. Active resistors replace these passive resistors, leading to a more flexible approach able to adapt to process and temperature variations and to different load conditions, and requiring less silicon area and no high resistive layer.

Circuit Description: Fig. 1a and 1b show the Folded Cascode (FC) OTA and Recycling Folded Cascode (RFC) OTA [3], respectively. PMOS input transistors and NMOS current sources in the FC OTA have been split into two transistors to ease comparison. The GBW and SR of the FC OTA are:

$$GBW_{FC} = \frac{2g_{m1A}}{2\pi c_L} \tag{1}$$

$$SR_{FC} = \frac{2I_B}{C_L} \tag{2}$$

 $SR_{FC} = \frac{2I_B}{C_L} \tag{2}$ where g_{m1A} is the transconductance of M_{1A}. The RFC OTA replaces the NMOS current sources of the FC OTA by current mirrors with ratio 1:K and adds an extra signal path. The resulting GBW and SR become:

$$GBW_{RFC} = \frac{(1+K)g_{m1A}}{2\pi C_L} \tag{3}$$

$$SR_{RFC} = \frac{2 K I_B}{C_L} \tag{4}$$

 $SR_{RFC} = \frac{2 K I_B}{c_L} \tag{4}$ Despite the improvement versus the FC OTA, SR is still proportional to I_B and current efficiency is poor due to the internal replication of large dynamic currents [1]. Moreover, this enhancement is limited since in practice $K \le 4$ to avoid excessive PM degradation [3]. Further improvement is obtained with the super class AB version of the RFC OTA [2], but at the expense of the drawbacks mentioned in the Introduction. Fig. 1c shows the proposed modification avoiding these drawbacks. An adaptive biasing stage formed by transistors M_{1C}-M_{2C} and M_{1D}-M_{2D} is used, as in [2]. However, local common mode feedback in transistors M_{3B} - M_{4B} is implemented by matched transistors M_{R1} - M_{R2} operating in triode region as active resistors. Without input signal no current flows through M_{R1}-M_{R2} and the circuit operates as in Fig. 1b, with the same well-defined quiescent currents. However, a differential input voltage V_{id}>0 leads to identical voltage drops in M_{R1} and M_{R2} that increase the V_{GS} of M_{3A} and decrease the V_{GS} of M_{4A} , yielding a large output current flowing to the load. When V_{id} <0 the V_{GS} of M_{3A} decreases and the V_{GS} of M_{4A} increases, sinking a large current from the load.




Fig. 1 Single-stage folded cascode OTAs a Conventional class A FC OTA b RFC OTA c Proposed super class AB RFC OTA

The GBW and SR of the OTA of Fig. 1c are:

$$GBW_{AB} \approx \frac{2g_{m1A}}{2\pi c_L} [1 + g_{m3A}R_{DS}]$$
 (5)

$$GBW_{AB} \approx \frac{2g_{m1A}}{2\pi C_L} \left[1 + g_{m3A} R_{DS} \right]$$
 (5)
$$SR_{AB} \approx \frac{\beta_{3A,4A}}{2C_L} \left(\sqrt{\frac{\beta_{1B,2B}}{2\beta_{3B,4B}}} A + \frac{R_{DS}\beta_{1B,2B}}{4} A^2 \right)^2$$
 (6)

where A is the amplitude of the differential input step, $\beta_i = \mu C_{ox}(W/L)_i$ the transconductance factor of transistor M_i , and R_{DS} the drain source resistance of M_{R1} and M_{R2} controlled by DC voltage V_{BIAS}:

$$R_{DS} \approx \frac{1}{\beta_{R1,2} (v_{BIAS} - v_{G,3B} - v_{TH})} = \frac{1}{\beta_{R1,2} \left(v_{BIAS} - \sqrt{\frac{I_B}{\beta_{3B}}} - v_{SS} - 2v_{TH} \right)}$$
 (7)

Note that both GBW and SR increase for larger R_{DS} , but PM is degraded when R_{DS} increases. For moderately large R_{DS} (few k Ω) the lowest nondominant pole (gate node of M_{3A,4A}) becomes $\omega_{pND} \approx -1/(R_{DS} \cdot C_{gs3A})$ and

dominant pole (gate node of
$$M_{3A,4A}$$
) becomes $\omega_{pND} \approx -1/(R_{DS} \cdot C_{gs3A})$ and
$$PM \approx 90^{\circ} - \tan^{-1} \left(\frac{GBW}{f_{pND}} \right)$$

$$\approx 90^{\circ} - \tan^{-1} \left\{ 2g_{m1A}R_{DS} \frac{c_{gs3A}}{c_L} [1 + g_{m3A}R_{DS}] \right\}$$
(8)
Adjusting R_{DS} by V_{DMS} allows optimization of GRW, SR and PM for

Adjusting R_{DS} by V_{BIAS} allows optimization of GBW, SR and PM for a given C_L , and compensation from process or temperature variations.

Simulation and Measurement Results: A test chip prototype with the OTAs of Fig. 1 was fabricated in a 0.5 µm CMOS process. Transistor aspect ratios W/L (μ m/ μ m) were 190/0.6 (M_{1A}, M_{1B}, M_{1C}, M_{2A}, M_{2B}, M_{2C}), 60/0.6 (M_{1D} , M_{2D} , M_{3B} , M_{3C} , M_{4B} , M_{4C}), 180/0.6 (M_{3A} , M_{4A}) 120/0.6 (M₅, M₆), 200/0.6 (M₇, M₈, M₉, M₁₀) and 30/1 (M_{R1}, M_{R2}). A microphotograph of the proposed OTA of Fig. 1c is shown in Fig. 2. Supply voltage was ± 1 V, $I_B = 10 \mu A$, $V_{CP} = -0.5$ V and $V_{CN} = 0.3$ V.

Figure 3 shows the simulated GBW and PM for V_{BIAS} between 0.6 V and 0.9 V. As expected from (5), (7)-(8), GBW is inversely proportional to V_{BIAS} and PM decreases for lower V_{BIAS} (i.e., larger R_{DS}).

Measurements were done using the amplifiers in unity-gain negative feedback as voltage followers. An external load capacitor of 47 pF was employed, which added to the capacitance of the test setup (pad, board and test probe) leads to $C_L \approx 70$ pF. The measured transient response of the three OTAs of Fig. 1 is shown in Fig. 4. A 1 MHz 0.5 V periodic input square wave with -0.6 V DC level was used and $V_{BLAS} = 660$ mV. Note the highly improved SR of the OTA of Fig. 1c. Table 1 summarizes the performance of the OTAs of Fig. 1. Note the enhanced small and large signal performance at the expense of slightly lower PM and 20 % extra quiescent power of the adaptive biasing circuit.




Fig. 2 Microphotograph of the OTA of Fig. 1c




Fig. 3 GBW and PM vs V_{BIAS}




Fig. 4 Measured transient response of the OTAs of Fig. 1

Table 1: Measured performance summary ($C_L = 70 \text{ pF}$)

Parameter	Fig. 1a	Fig. 1b	Fig. 1c
SR+	0.26 V/μs	0.48 V/μs	16.04 V/μs
SR-	-0.86 V/μs	-1.5 V/μs	-18.2 V/μs
THD @ 25 kHz, 0.5 V _{pp}	-37.37 dB	-44.08 dB	-46.54 dB
DC gain (*)	63.81 dB	71.88 dB	76.43 dB
PM (*)	89°	86.39°	81.32°
GBW (*)	530 kHz	980 kHz	2.5 MHz
CMRR @ DC	97 dB	111 dB	112 dB
PSRR+ @ DC	73 dB	82 dB	91 dB
PSRR- @ DC	93 dB	104 dB	111 dB
Eq. input noise @ 1 MHz	49 nV/√Hz	35 nV/√Hz	23 nV/√Hz
Power	80 μW	80 μW	100 μW
Area	0.020 mm^2	0.024 mm^2	0.025 mm^2

(*) Simulation

A comparison with other class AB amplifiers is shown in Fig. 5, using two figures of merit (FoM): FoM_L=SR· C_L/I_{supply} = I_{maxL}/I_{supply} , where I_{supply} is the total static current consumption, and FoMs=GBW· C_L/I_{supply} (MHz·pF/mA). Note the improvement of the proposed OTA of Fig. 1c in both FoMs.




Fig. 5 Performance comparison

Conclusion: Adaptive local common-mode feedback by active resistors adds flexibility to super class AB RFC OTAs, allowing different GBW, SR and PM trade-offs and providing optimal performance despite process and temperature variations.

Acknowledgments: This work was funded by the Spanish Ministerio de Economía y Competitividad (grant TEC2016-80396-C2-1-R).

M. P. Garde and A. J. Lopez-Martin (Institute of Smart Cities, Public University of Navarra, 31006 Pamplona, Spain)

E-mail: antonio.lopez@unavarra.es

- R. G. Carvajal (Dept. of Electronic Eng., University of Seville, 41092 Sevilla, Spain)
- J. Ramirez-Angulo (Klipsch School of Electrical & Computer Eng., New Mexico State University, Las Cruces, NM 88003-0001, USA)

References

- 1. Lopez-Martin, A., Baswa, S., Ramirez-Angulo, J., Carvajal, R.G., 'Low-voltage super class AB CMOS OTA cells with very high slew rate and power efficiency', *IEEE J. Solid-State Cir.*, 2005, **40**, (5), pp. 1068-1077, doi: 10.1109/JSSC.2005.845977
- 2. Garde, M.P., Lopez-Martin, A., Carvajal, R.G., Ramirez-Angulo, J., 'Super class AB recycling folded cascode OTA', *IEEE J. Solid-State Cir.*, in press, doi: 10.1109/JSSC.2018.2844371
- 3. Assaad, R. S., Silva-Martinez, J., 'The recycling folded cascade: A general enhancement of the folded cascade amplifier', *IEEE J. Solid State Cir.*, 2009,**44**,(9), pp. 2535-2542, doi: 0.1109/JSSC.2009.2024819
- 4. Valero Bernal, M.R., Celma, S., Medrano, N. Calvo, B., 'An ultralow-power low-voltage class-AB fully differential OpAmp for long-life autonomous portable equipment,' *IEEE Trans. Cir. Syst. II*, 2012, **59**, (10), pp. 643-647, doi: 10.1109/TCSII.2012.2213361
- 5. Garde, M.P., Lopez-Martin, A., Ramirez-Angulo, J., 'Power-efficient class AB telescopic cascode opamp', *Electron. Lett.*, 2018, **54**, (10), pp. 620-622, doi: 10.1049/el.2018.0771
- 6. Zuo, L., Islam, S.K., 'Low-voltage bulk-driven operational amplifier with improved transconductance', *IEEE Trans. Cir. Syst. I*, 2013, **60**, (8), pp. 2084-2091, doi: 10.1109/TCSI.2013.2239161
- 7. Cabrera-Bernal, E., Pennisi, S., Grasso, A.D., Torralba, A., Carvajal, R.G., '0.7V three-stage class-AB CMOS Operational Transconductance Amplifier', *IEEE Trans. Cir. Syst. I*, 2016, **63**, (11), pp. 1807-1815, doi: 10.1109/TCSI.2016.2597440
- 8. Saso, J.M. Lopez-Martin, A., Garde, M.P., Ramirez-Angulo, J., 'Power-efficient class AB fully differential amplifier', *Electron. Lett.*, 2017, **53**, (19), pp. 1298-1300, doi: 10.1049/el.2017.2070
- 9. Sutula, S., Dei, M., Teres, L., and Serra-Graells, F., 'Variable-mirror amplifier: A new family of process-independent class-AB single-stage OTAs for low-power SC circuits', *IEEE Trans. Cir. Syst. I*, 2016, **63**, (8), pp. 1101-1110, doi: 10.1109/TCSI.2016.2577838