Journal of
Low Power Electronics
and Applications

Article

# $\pm 0.3 V$ Bulk-Driven Fully Differential Buffer with High Figures of Merit 

Manaswini Gangineni ${ }^{1}$, Jaime Ramirez-Angulo ${ }^{2, *}$, Héctor Vázquez-Leal ${ }^{3,4}{ }^{\mathbb{D}}$, Jesús Huerta-Chua ${ }^{2}$, Antonio J. Lopez-Martin ${ }^{5}$ (D) and Ramon Gonzalez Carvajal ${ }^{6}$ (D)

Citation: Gangineni, M.; Ramirez-Angulo, J.; Vázquez-Leal, H.; Huerta-Chua, J.; Lopez-Martin, A.J.; Carvajal, R.G. $\pm 0.3 \mathrm{~V}$ Bulk-Driven Fully Differential Buffer with High Figures of Merit. J. Low Power Electron. Appl. 2022, 12, 35. https://doi.org/10.3390/ jlpea12030035

Academic Editors: Andrea Acquaviva, Fabian Khateb and Costas Psychalinos

Received: 30 March 2022
Accepted: 5 June 2022
Published: 22 June 2022
Publisher's Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.


Copyright: © 2022 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https:// creativecommons.org/licenses/by/ 4.0/).

1 Klipsch School of Electrical and Computer Electrical Engineering, New Mexico State University, MSC 3-O, P.O. Box 30001, Las Cruces, NM 88003-8001, USA; mgangine@nmsu.edu

2 Instituto Tecnológico Superior de Poza Rica, Tecnológico Nacional de México, Luis Donaldo Colosio Murrieta S/N, Arroyo del Maíz, Poza Rica 93230, Mexico; chua@itspozarica.edu.mx
3 Facultad de Instrumentación Electrónica, Universidad Veracruzana, Cto. Gonzalo Aguirre Beltrán S/N, Xalapa 91000, Mexico; hvazquez@uv.mx
4 Consejo Veracruzano de Investigación Científica y Desarrollo Tecnológico (COVEICYDET), Av Rafael Murillo Vidal No. 1735, Cuauhtémoc, Xalapa 91069, Mexico
5 Institute of Smart Cities, Public University of Navarra, 31006 Pamplona, Spain; antonio.lopez@unavarra.es
6 Departamento de Ingeniería Electrónica, Universidad de Sevilla, 41092 Sevilla, Spain; carvajal@us.es

* Correspondence: jramirezangulo@gmail.com


#### Abstract

A high performance bulk-driven rail-to-rail fully differential buffer operating from $\pm 0.3 \mathrm{~V}$ supplies in 180 nm CMOS technology is reported. It has a differential-difference input stage and common mode feedback circuits implemented with no-tail, high CMRR bulk-driven pseudo-differential cells. It operates in subthreshold, has infinite input impedance, low output impedance ( $1.4 \mathrm{k} \Omega$ ), 86.77 dB DC open-loop gain, 172.91 kHz bandwidth and $0.684 \mu \mathrm{~W}$ static power dissipation with a $50-\mathrm{pF}$ load capacitance. The buffer has power efficient class AB operation, a small signal figure of  CMRR $=102 \mathrm{~dB}$, PSRR $+=109 \mathrm{~dB}, \operatorname{PSRR}-=100 \mathrm{~dB}, 1.1 \mu \mathrm{~V} / \sqrt{ } \mathrm{Hz}$ input noise spectral density, 0.3 mVrms input noise and 3.5 mV input DC offset voltage.


Keywords: low-voltage; analog buffer; bulk-driven op-amp; fully differential; micropower

## 1. Introduction

Biomedical wearable and implantable systems are becoming widely used to sense and monitor biological signals such as EEG, ECG, respiratory signals, etc., in real time [1]. The electronic circuitry used in these systems requires very low power dissipation $\mathrm{P}_{\mathrm{Q}}<1 \mathrm{uW}$ and very low supply voltages $\mathrm{V}_{\text {supply }}<1 \mathrm{~V}$ [2]. In order to preserve battery life and/or to be able to operate with energy harvested sources in biological systems, these systems operate transistors in subthreshold and use bulk-driven circuits, where the input signals are injected through the bulk terminals rather than through the gate terminals [3]. To suppress large noise from digital and other analog sections of the chip and to increase dynamic range, analog signals on chips are usually processed using fully differential circuits.

An important building block of analog systems is the analog buffer that is required to have very low output impedance $R_{\text {out }} \ll R_{L}$, very high input impedance $R_{\text {in }} \gg R_{\text {so }}$ and close to unity gain $G=V_{\text {out }} / V_{\text {in }}=1$ ( $\mathrm{R}_{\text {so }}$ is the signal source impedance). The buffer is commonly used as an interface between subsystems on a chip or to bring signals out of a chip. The op-amp is commonly used to implement buffers. Figure 1a shows the conventional implementation of a single-ended voltage buffer based on the non-inverting op-amp configuration. A drawback of fully differential op-amp circuits is that they can only be used to implement inverting configurations with finite input impedance $R_{i n}$. Figure 1 b shows a possible implementation of a fully differential buffer using four equal valued resistors $R$. This requires the value of $R$ to be in the order of tens of $M \Omega s$ to avoid loading
the signals sources that have typically impedances $R_{s o}$ in the order of $M \Omega s$ for micropower circuits operating in subthreshold. These resistor values are impractical due to the large silicon area required for their implementation and to the large time constants associated with them that degrade the circuit's bandwidth. Another drawback is that the BW of a unity gain inverting buffer corresponds to one half of the gain bandwidth of the op-amp ( $\mathrm{BW}=\mathrm{GB} / 2$ ) as opposed to the voltage buffer based on the non-inverting configuration that has a factor two higher bandwidth $\mathrm{BW}=\mathrm{GB}$. Figure 1 c shows the implementation of a true fully differential buffer using a fully differential op-amp with a differential-difference input stage [4-6] that has two pairs of input terminals.


Figure 1. (a) Single-ended buffer based on non-inverting configuration; (b) fully differential unity gain amplifier with finite input impedance $2 R$ based on conventional fully differential op-amp; (c) true fully differential analog buffer based on FD-DDA with infinite input impedance.

Figure 2 shows the architecture of a fully differential Miller op-amp using a differentialdifference input stage (denoted here FD-DDA). The input stage has two differential pairs with two pairs of input terminals $\mathrm{V}_{\mathrm{i} 1+}, \mathrm{V}_{\mathrm{i} 1-}, \mathrm{V}_{\mathrm{i} 2+}$ and $\mathrm{V}_{\mathrm{i} 2-}$, a common load for the input stage, two output stages and a common-mode feedback network. Upon application of negative feedback, the virtual short-circuit input rule of a conventional op-$\operatorname{amp}\left(\mathrm{V}_{\mathrm{i}+}-\mathrm{V}_{\mathrm{i}-}\right)=0$ is simply replaced by the composite virtual short circuit input rule: $\left(\mathrm{V}_{\mathrm{i} 1+}-\mathrm{V}_{\mathrm{i} 1-}\right)+\left(\mathrm{V}_{\mathrm{i} 2+}-\mathrm{V}_{\mathrm{i} 2-}\right)=0$ in the differential-difference input stage [4]. In this paper the output stage operates in class $A B$ based on the Free Class $A B$ Technique reported in [7] as explained in detail in Section 3.

The buffer of Figure 1c is a true fully differential buffer with infinite input impedance. It does not require external resistors; therefore, signal sources $\mathrm{V}_{\mathrm{S}_{+}}, \mathrm{V}_{\mathrm{S}_{-}}$are not loaded by the buffer. Since it is based on a non-inverting configuration, the bandwidth of the buffer corresponds to the gain bandwidth of the op-amp, as opposed to the circuit of Figure $1 b$ that has half the bandwidth. Negative feedback results in the input terminals having voltages $\mathrm{V} 1=\mathrm{Vs}+=\mathrm{V}_{\mathrm{i} 1+}=\mathrm{V}_{\mathrm{i} 1-}\left(\mathrm{V} 2=\mathrm{Vs}-=\mathrm{V}_{\mathrm{i} 2+}=\mathrm{V}_{\mathrm{i} 2-}\right)$. These voltages follow the swing of the input signals $\mathrm{V}_{\mathrm{S}_{+}}\left(\mathrm{V}_{\mathrm{S}_{-}}\right)$similar to the case of the conventional single-ended buffer of Figure 1a. A drawback of gate-driven non-inverting op-amp circuits operating from low supply voltages $\left(\mathrm{V}_{\text {supply }}<1 \mathrm{~V}\right.$ ) is that the peak-to-peak input signal swing $\mathrm{V}_{\text {PPswing }}$ is severely limited by the differential pair headroom $H R_{D P}=\left|V_{G S}\right|+\left|V_{D S s a t}\right|$. The input swing is given by $V_{\text {PPswing }}=V_{\text {supply }}-\mathrm{HR}_{\mathrm{DP}}\left(\mathrm{V}_{\mathrm{GS}}\right.$ and $\mathrm{V}_{\mathrm{DSsat}}$ are the gate-source and drain-source saturation voltage of the transistors in the input differential pairs). Bulkdriven differential amplifiers can operate with rail-to-rail input signals in low-voltage circuits [8-23]. The condition $\mathrm{V}_{\text {supply }}<1 \mathrm{~V}$ is usually imposed in bulk-driven circuits to avoid forward biasing the bulk-substrate PN junctions of the bulk-driven differential pair input transistors. These circuits are usually operated in subthreshold.


Figure 2. (a) Architecture of fully differential Miller op-amp with DDA input stage; (b) FD-DDA symbol.

In this paper, we show the implementation of a high performance fully differential buffer with rail-to-rail input and output swing based on a bulk-driven FD-DDA implemented using a high CMRR no-tail bulk-driven pseudo-differential cell.

## 2. High CMRR Bulk-Driven No-Tail Pseudo-Differential Pair

Figure 3 shows the schematic of a bulk-driven no-tail pseudo-differential pair cell. The input terminals Vi+, Vi- can have rail-to-rail swing. This cell is used to implement the two input pseudo-differential pairs of the differential-difference input stage and the commonmode feedback network of the proposed fully differential DDA with low supply voltage requirements, rail-to-rail input and output range, high CMRR and class AB operation. The cells include a high gain negative feedback loop through $\mathrm{V}_{\text {Gent }}$ that provides it with high common mode rejection as explained below. All transistors in the circuit of Figure 3 operate in subthreshold in high gain mode with $\mathrm{gm}_{\mathrm{m}} \mathrm{r}_{\mathrm{o}} \gg 1$.


Figure 3. Low supply voltage bulk-driven class $A B$ no-tail cascaded pseudo-differential pair with rail-to-rail input range and high common mode rejection ratio. The biasing current source $2 \mathrm{I}_{\mathrm{b}}$ is also implemented as a cascoded current source.

### 2.1. Differential Gain

Assume complementary input voltages $\mathrm{V}_{\mathrm{i}+}, \mathrm{V}_{\mathrm{i}-}$. In this case, for positive values of the input differential voltage $\mathrm{V}_{\mathrm{d}}$, the voltage $\mathrm{V}_{\mathrm{i}+}=\mathrm{V}_{\mathrm{d}} / 2$ increases and $\mathrm{V}_{\mathrm{i}-}=-\mathrm{V}_{\mathrm{d}} / 2$ decreases by the same amount. Drain currents in $M_{1}, M_{1 p}$ decrease by $-\Delta I_{D}=-g_{m b} V_{d} / 2$, and drain currents in $M_{2}, M_{2 P}$ increase by the same amount $\Delta I_{D}=g_{m b} V_{d} / 2$. Since the sum of currents in $\mathrm{M}_{1 \mathrm{p}}, \mathrm{M}_{2 \mathrm{p}}$ remains constant and equal to 2 Ib the voltage $\mathrm{V}_{\mathrm{Gcntl}}$ at the gate of $\mathrm{M}_{1}, \mathrm{M}_{1 \mathrm{p}}, \mathrm{M}_{2}, \mathrm{M}_{2 \mathrm{p}}$ has only relatively small variations that compensate for channel-length modulation effects. The effective differential transconductance $g_{m d}$ has an approximate value $g_{m d}=g_{m b}=\left(I_{1}-I_{2}\right) / V_{d}$.

### 2.2. Common-Mode Gain

Assume now common-mode input voltages $\mathrm{V}_{\mathrm{icm}}=\mathrm{V}_{\mathrm{i}+}=\mathrm{V}_{\mathrm{i}-}$. Given that $\mathrm{M}_{1 \mathrm{p}}, \mathrm{M}_{2 \mathrm{p}}$ satisfy the condition $2 \mathrm{I}_{\mathrm{b}}=\mathrm{I}_{1 \mathrm{p}}+\mathrm{I}_{2 \mathrm{p}}$, negative feedback adjusts the voltage $\mathrm{V}_{\mathrm{Gcntl}}$ so that the condition $\mathrm{I}_{\mathrm{b}}=\mathrm{I}_{1 \mathrm{p}}=\mathrm{I}_{2 \mathrm{p}}=\mathrm{I}_{1}=\mathrm{I}_{2}$ is satisfied. Transistors $\mathrm{M}_{1}, \mathrm{M}_{\mathrm{c} 1 \mathrm{p}}$ and $\mathrm{M}_{2}, \mathrm{M}_{\mathrm{c} 2 \mathrm{p}}$ constitute high gain cascode amplifiers that provide a gain $A=\left(g_{m} r_{o}\right)^{2}$ to the local negative feedback loop ( $\mathrm{g}_{\mathrm{m}}$ and $\mathrm{r}_{\mathrm{o}}$ are the small signal transconductance gain and output resistance of the MOS transistor assumed, for simplicity, equal for all transistors). In this case, all currents ( $\mathrm{I}_{1 \mathrm{p}}, \mathrm{I}_{2 \mathrm{p}}$, $\mathrm{I}_{1}, \mathrm{I}_{2}$ ) remain constant, and the output differential current should be $\mathrm{I}_{\text {out }}=\mathrm{I}_{1}-\mathrm{I}_{2}=0$ which corresponds ideally to a zero common mode transconductance gain. In practice, however, the finite gain $A_{f b}=\left(g_{m} r_{o}\right)^{2}$ of the loop formed by $M_{1 p}, M_{c 1 p}$ and $M_{2 p}, M_{c 2 p}$ leads to a non-zero common mode transconductance gain $g_{m C M}$ given by $g_{m C M}=g_{m b} /\left(g_{m} r_{o}\right)^{2,}$ The systematic common mode rejection ratio is given by $C M R R_{\text {syst }}=g_{m d} / g_{m C M}=1 /\left(g_{m 1} r_{o}\right)^{2}$. Other authors (i.e., [8-10]) have used non-cascoded no-tail bulk-driven pseudo-differential pairs which are characterized by much lower CMRR.

Figure 4a shows the currents in $\mathrm{M}_{1}$ and $\mathrm{M}_{2}$, denoted $\mathrm{I}_{\mathrm{RL} 1}$ and $\mathrm{I}_{\text {RL2 }}$, for complementary differential input voltages and denoted $\mathrm{I}_{\text {RL1CM }}, \mathrm{I}_{\text {RL2CM }}$ for common mode input voltages. Figure $4 b$ shows the value of $V_{\text {Gcntl }}$ for differential input voltages and $V_{g c n t C M}$ for common mode input voltages. Notice that the bulk-driven pseudo-DP cell has high CMRR. It shows no noticeable changes in $\mathrm{I}_{\text {RL1CM }}, \mathrm{I}_{\text {RL2CM }}$ for common mode input voltages, while $\mathrm{V}_{\mathrm{gcntCM}}$ has relatively large changes that keep the current in $\mathrm{M}_{1}, \mathrm{M}_{2}$ approximately constant. On the other hand, currents $\mathrm{I}_{\text {RL1 }}$ and $\mathrm{I}_{\mathrm{RL} 2}$ are subject to relatively large complementary changes, while $\mathrm{V}_{\text {Gcntl }}$ is subject to small changes that compensate for channel length modulation effects.


Figure 4. (a) Currents $\mathrm{I}_{\text {RL1 }}, \mathrm{I}_{\mathrm{RL} 2}$ in $\mathrm{M}_{1}, \mathrm{M}_{2}$ for complementary input signals Vi+ $=\mathrm{V}_{\text {INP }} / 2$, $\mathrm{Vi}-=-\mathrm{V}_{\text {INP }} / 2$ and currents $\mathrm{I}_{\text {RL1CM }}, \mathrm{I}_{\text {RL2CM }}$ in $\mathrm{M}_{1}, \mathrm{M}_{2}$ for common mode input signals $\mathrm{Vi}+=\mathrm{Vi}-=\mathrm{V}_{\mathrm{INP}}$; (b) control voltage $\mathrm{V}_{\mathrm{Gcntl}}$ for differential complementary input signals and $\mathrm{V}_{\text {GcntlCM }}$ for common mode input signals.

## 3. Transistor Level Implementation of FD-DDA

Figure 5 shows the full transistor level schematic of the FD-DDA with the architecture of Figure 2a. It is a two-stage Miller op-amp with a differential-difference input stage that uses two of the bulk-driven no-tail pseudo-DPs described in Section 2. The common-mode feedback network also uses a bulk-driven no-tail pseudo-DP cell. In the CMFB cell, the bulk terminals of transistors $\mathrm{M}_{1 \mathrm{p}}$ and $\mathrm{M}_{2}$ are connected to the output reference commonmode voltage $\mathrm{V}_{\text {refCM }}$, and the bulk terminals of $\mathrm{M}_{1}$ and $\mathrm{M}_{2 p}$ are connected to the FD-DDA output voltages $\mathrm{V}_{\mathrm{o}+}$ and $\mathrm{V}_{\mathrm{o}-}$. In this case, the cascoded load transistor $\mathrm{M}_{\mathrm{LCM}}$ is diode connected. The voltage $\mathrm{V}_{\mathrm{gntCM}}$ shows changes proportional to the difference between the common-mode output voltage $\mathrm{V}_{\mathrm{oCM}}=\left(\mathrm{V}_{\mathrm{o}+}+\mathrm{V}_{\mathrm{o}-}\right) / 2$ and the output reference commonmode voltage $\mathrm{V}_{\text {refCM }}$. It generates variations given by $\Delta \mathrm{V}_{\mathrm{gcntCM}}=-\mathrm{K}\left(\mathrm{V}_{\mathrm{Ocm}}-\mathrm{V}_{\text {refCM }}\right)$ with $K \sim 1$. The common mode feedback loop has approximately a gain $A_{C M}=\left(g_{m} r_{o}\right)^{2}$. It operates with rail-to-rail output voltage variations. This differs from the conventional gate-driven two-differential pair-based CMFN that has a very limited common-mode operating range limited by the headroom of the gate-driven differential pairs $\mathrm{HD}_{\mathrm{DP}}$ used in its implementation. Conventional $R_{c}-C_{c}$ Miller compensation elements are used. The output stages use the free class AB technique reported in [7] to achieve current efficient push-pull operation with output quiescent current $\mathrm{I}_{\text {outQ }}=\mathrm{I}_{\mathrm{b}}$ and dynamic peak output currents much larger than $\mathrm{I}_{\text {outQ }}$. This is performed by transferring directly dynamic changes in nodes X and Y to the gates of the PMOS output transistors through capacitors $\mathrm{C}_{\mathrm{bat}}$ that act as floating batteries. In practice, $\mathrm{R}_{\text {large }}$ and $\mathrm{C}_{\mathrm{bat}}$ form a high-pass circuit with a very low 3 dB frequency (in the order of Hz ). The large resistive elements $\mathrm{R}_{\text {large }}$ required in this technique are implemented using pseudo-resistors [7]. The input cascoded stage has a gain.

$$
\begin{equation*}
A_{i n p}=g_{m b} g_{m} r_{o}^{2} \tag{1}
\end{equation*}
$$



Figure 5. Transistor level schematic of FD-DDA.
The output stage has a gain.

$$
\begin{equation*}
\mathrm{A}_{\text {out }}=\left(\mathrm{g}_{\text {moutP }}+\mathrm{g}_{\text {moutN }}\right) \mathrm{r}_{\mathrm{oP}}| | \mathrm{r}_{\mathrm{oN}} \tag{2}
\end{equation*}
$$

The open-loop DC gain is given by $\mathrm{A}_{\mathrm{ol}}=\mathrm{A}_{\text {inp }} \mathrm{A}_{\text {out, }}$, the gain bandwidth product by

$$
\begin{equation*}
\mathrm{GB}=(1 / 2 \pi)\left(\mathrm{g}_{\mathrm{mb}} / \mathrm{C}_{\mathrm{c}}\right) \tag{3}
\end{equation*}
$$

The high frequency output pole is given by

$$
\begin{equation*}
\mathrm{f}_{\text {pout }} \mathrm{HF}=(1 / 2 \pi)\left(\mathrm{g}_{\text {moutP }}+\mathrm{g}_{\text {moutN }}\right) / \mathrm{C}_{\mathrm{L}} \tag{4}
\end{equation*}
$$

The high frequency zero is given by

$$
\begin{equation*}
\mathrm{f}_{\mathrm{zHF}}=(1 / 2 \pi)\left(1 /\left(\left(1 /\left(g_{\text {moutP }}+\mathrm{g}_{\text {moutN }}\right)-\mathrm{R}_{\mathrm{c}}\right) \mathrm{C}_{\mathrm{c}}\right)\right) \tag{5}
\end{equation*}
$$

Resistor $\mathrm{R}_{\mathrm{s}}$ is used for phase lead compensation to improve the phase margin of the FD-DDA. It generates a zero $f_{\text {zlead }}$ in the transfer function with a value.

$$
\begin{equation*}
\mathrm{f}_{\text {zlead }}=(1 / 2 \pi)\left(1 / \mathrm{R}_{\mathrm{s}} \mathrm{C}_{\mathrm{L}}\right) \tag{6}
\end{equation*}
$$

## 4. Results

The buffer of Figure 1c using the FD-DDA circuit of Figure 5 was laid out and simulated in a commercial 180 nm CMOS technology using unit PMOS and NMOS transistor sizes $\mathrm{W} / \mathrm{L}=15 \mu \mathrm{~m} / 0.4 \mu \mathrm{~m} . \mathrm{Ib}=60 \mathrm{nA}$. Some transistors are scaled by a factor two as shown by the "x2" in the schematic of Figure 5 . Dual supply voltages VDD $=0.3 \mathrm{~V}, \mathrm{VSS}=-0.3 \mathrm{~V}$, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{s}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{c}}=0.5 \mathrm{pF}$ and $\mathrm{R}_{\mathrm{c}}=10 \mathrm{M} \Omega$ were used. Rlarge resistors were implemented with two PMOS transistors in series with dimensions $2 \mu \mathrm{~m} / 0.2 \mu \mathrm{~m}$. Compensation resistors $R_{c}$ were implemented as shown in Figure 5 with the parallel combination of a PMOS and an NMOS transistor with dimensions $W=0.5 \mu \mathrm{~m} / 1 \mu \mathrm{~m}$.

Figure 6 shows the layout of the FD-DDA with dimensions $45.5 \times 135.2 \mu \mathrm{~m}^{2}$. Figure 7 shows the open-loop response of the FD-DDA It has a DC open-loop gain $\mathrm{A}_{\mathrm{olDC}}=86.77 \mathrm{~dB}$, a unity gain frequency $f_{u}=88.1 \mathrm{kHz}$ and a phase margin $\mathrm{PM}=65.47^{\circ}$. Figure 8 shows the AC response of the buffer. It has a bandwidth $\mathrm{BW}=172.91 \mathrm{kHz}$, with 0.556 dB peaking.


Figure 6. Layout of FD-DDA.


Figure 7. Cont.


Figure 7. Open-loop response of proposed bulk-driven FD-DDA.


Figure 8. AC response of proposed buffer.
Figure 9 shows the transient response of the output waveforms $\mathrm{V}_{\text {out }}, \mathrm{V}_{\text {outp }}$ and of the load capacitor currents $\mathrm{I}_{\mathrm{CL}}, \mathrm{I}_{\mathrm{CLP}}$ to a $10 \mathrm{kHz}, 0.4 \mathrm{~V}_{\mathrm{PP}}$ input pulse. It can be seen that the peak positive and negative currents have values $\mathrm{I}_{\mathrm{pkpos}}=6 \mu \mathrm{~A}$ and $\mathrm{I}_{\mathrm{pkneg}}=-4.6 \mu \mathrm{~A}$, and the buffer has a symmetrical slew rate $\mathrm{SR}+=\mathrm{SR}-=0.238 \mathrm{~V} / \mu \mathrm{s}$. These currents are essentially larger than the output quiescent current $\mathrm{I}_{\mathrm{outQ}}=60 \mathrm{nA}$ and than the total FD-DDA quiescent current $\mathrm{I}_{\text {totQ }}=1.12 \mu \mathrm{~A}$. A conventional class A DDA would have a peak negative output current of $\mathrm{I}_{\mathrm{pk}}=I o u t Q=60 \mathrm{nA}$ and would be characterized by an essentially lower slew rate of only $\mathrm{SR}-=0.0012 \mathrm{~V} / \mu \mathrm{s}$.


Figure 9. Top: transient voltage response of Vout, Voutp to $10 \mathrm{kHz}, 0.4 \mathrm{~V}_{\text {PP }}$ input pulse Vinp; Bottom: transient load currents $\mathrm{I}_{\mathrm{CL}}, \mathrm{I}_{\mathrm{CLP}}$ in load capacitors $\mathrm{C}_{\mathrm{L}}, \mathrm{C}_{\mathrm{LP}}$.

Other performance parameters obtained from simulations include: total quiescent power dissipation $\mathrm{P}_{\text {totQ }}=0.666 \mu \mathrm{~W}$, input noise spectral density at 1 kHz and RMS noise values $1.1 \mathrm{uV} / \sqrt{ } \mathrm{Hz}$ and $0.34 \mathrm{mV}_{\mathrm{RMS}}$, respectively. RMS noise was obtained by integrating noise spectral density over the noise bandwidth. CMRR $=102 \mathrm{~dB}, \mathrm{PSRR}+=109 \mathrm{~dB}, \operatorname{PSRR}-=100 \mathrm{~dB}$, input DC offset voltage $\mathrm{V}_{\text {os }}=3.5 \mathrm{mV} . \mathrm{V}_{\text {os }}$ was obtained including typical $2 \%$ transistor $\mathrm{W} / \mathrm{L}$ mismatches. The small signal and large signal figures of merit of the proposed FD-DDA are FOMss $=\mathrm{GBC}_{\text {Ltot }} / \mathrm{P}_{\mathrm{Q}}=12.69 \mathrm{MHzpF} / \mu \mathrm{W} . \mathrm{FOM}_{\mathrm{LS}}=\mathrm{SRC}_{\text {Ltot }} / \mathrm{P}_{\mathrm{Q}}=34.79(\mathrm{~V} / \mu \mathrm{s}) \mathrm{pF} / \mu \mathrm{W}$. The current efficiency is $\mathrm{CE}=\mathrm{I}_{\text {outtotpk }} / \mathrm{I}_{\text {totQ }}=8.9$. Total harmonic distortion is THD $=0.09 \%$ for a 10 kHz 0.2 V PP and 10 kHz sinusoidal input signal. Tables $1-3$ show corner simulations of parameters at three temperatures spanning a $100^{\circ} \mathrm{C}$ range.

Table 1. Corner simulations at $\mathrm{T}=90^{\circ} \mathrm{C}$.

|  | tt | ss | ff | fs | sf |
| :---: | :---: | :---: | :---: | :---: | :---: |
| fu $(\mathrm{kHz})$ | 76.2 | 75.7 | 73.4 | 73.9 | 76.2 |
| AOLDC $(\mathrm{dB})$ | 72.8 | 77.5 | 56.2 | 59.3 | 75.8 |
| PM | $65.1^{\circ}$ | $64.7^{\circ}$ | $66.2^{\circ}$ | $65.2^{\circ}$ | $65.4^{\circ}$ |
| CMRR $(\mathrm{dB})$ | 141 | 138 | 116 | 123 | 147 |
| PSRR $(\mathrm{dB})$ | 81 | 101 | 70.4 | 71.4 | 76.6 |
| Slew Rate $(\mathrm{v} / \mu \mathrm{s})$ positive | 0.25 | 0.22 | 0.24 | 0.24 | 0.23 |
| Slew Rate $(\mathrm{v} / \mu \mathrm{s})$ negative | 0.248 | 0.22 | 0.24 | 0.24 | 0.23 |

Table 4 summarizes and compares the performance characteristics of the proposed op-amp and buffer to recently reported bulk-driven low-voltage circuits [11-19]. It can be seen that the proposed circuit has the highest small and large signal figures of merit.

Table 2. Corner simulations at $\mathrm{T}=27^{\circ} \mathrm{C}$.

|  | tt | ss | ff | fs | sf |
| :---: | :---: | :---: | :---: | :---: | :---: |
| fu $(\mathrm{kHz})$ | 119.6 | 120.4 | 120.2 | 120.9 | 112.7 |
| $\mathrm{~A}_{\mathrm{OLDC}}(\mathrm{dB})$ | 85.3 | 81.6 | 84.1 | 84 | 83.6 |
| PM | $62.6^{\circ}$ | $63.5^{\circ}$ | $62.5^{\circ}$ | $62.9^{\circ}$ | $62.7^{\circ}$ |
| CMRR $(\mathrm{dB})$ | 171.5 | 130 | 148 | 139.2 | 148 |
| PSRR $(\mathrm{dB})$ | 97 | 75 | 112.4 | 84.6 | 75 |
| Slew Rate $(\mathrm{v} / \mu \mathrm{s})$ positive | 0.25 | 0.22 | 0.24 | 0.24 | 0.23 |
| Slew Rate $(\mathrm{v} / \mu \mathrm{s})$ negative | 0.248 | 0.22 | 0.24 | 0.24 | 0.23 |

Table 3. Corner simulations at $\mathrm{T}=-10^{\circ} \mathrm{C}$.

|  | tt | ss | ff | fs | sf |
| :---: | :---: | :---: | :---: | :---: | :---: |
| fu $(\mathrm{kHz})$ | 135.36 | 95.5 | 143.9 | 105 | 139.2 |
| $\mathrm{~A}_{\mathrm{OLDC}}(\mathrm{dB})$ | 71.3 | 52 | 88 | 62 | 79.6 |
| PM | $65^{\circ}$ | $75^{\circ}$ | $62.6^{\circ}$ | $73.4^{\circ}$ | $63.4^{\circ}$ |
| CMRR $(\mathrm{dB})$ | 126 | 105 | 157 | 121.7 | 141 |
| PSRR $(\mathrm{dB})$ | 70 | 40 | 91 | 52 | 96 |
| Slew Rate $(\mathrm{v} / \mu \mathrm{H})$ positive | 0.20 | 0.14 | 0.29 | 0.23 | 0.13 |
| Slew Rate $(\mathrm{v} / \mu \mathrm{s})$ negative | 0.20 | 0.14 | 0.29 | 0.23 | 0.13 |

Table 4. Comparison table of proposed circuit to recently published bulk-driven op-amps.

| Parameter | This | [19] | [18] | [17] | [16] | [15] | [14] | [13] | [12] | [11] |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Year | Work | 2022 | 2021 | 2020 | 2020 | 2019 | 2016 | 2015 | 2013 | 2016 |
| Sim/Exp | Sim | Sim | Exp | Exp | Exp | Exp | Exp | Exp | Sim | Exp |
| Vsupply (V) | 0.6 | 0.5 | 0.5 | 0.25 | 0.3 | 0.3 | 0.5 | 0.4 | 1 | 0.7 |
| Technology ( $\mu \mathrm{m}$ ) | 0.18 | 0.18 | 0.18 | 0.065 | 0.18 | 0.18 | 0.18 | 0.05 | 0.35 | 0.18 |
| Power | 0.684 | 0.312 | 0.0455 | 0.026 | 0.0126 | 0.022 | 0.07 | 31.84 | 197 | 22.4 |
| Dissipation ( $\mu \mathrm{W}$ ) <br> $\mathrm{C}_{\mathrm{L}}(\mathrm{pF})$ total | $50 \times 2$ | 0.312 15 | 0.0455 15 | 0.026 15 | 0.0126 30 | 0.022 20 | 0.07 40 | $20 \times 2$ | 15 | 22.4 20 |
| $\begin{gathered} \mathrm{C}_{\mathrm{L}}(\mathrm{pF}) \text { total } \\ \mathrm{GB}(\mathrm{MHz}) \end{gathered}$ | $\begin{aligned} & 50 \times 2 \\ & 0.0868 \end{aligned}$ | $\begin{gathered} 15 \\ 0.0128 \end{gathered}$ | $\begin{gathered} 15 \\ 0.0075 \end{gathered}$ | $0.0095$ | $\begin{gathered} 30 \\ 0.00296 \end{gathered}$ | $0.00185$ | $\begin{gathered} 40 \\ 0.004 \end{gathered}$ | $\begin{gathered} 20 \times 2 \\ 2.31 \end{gathered}$ | $11.67$ | $\begin{gathered} 20 \\ 3 \end{gathered}$ |
| $\mathrm{SR}+/ \mathrm{SR}-(\mathrm{V} / \mu \mathrm{s})$ | 0.238 | $\begin{gathered} 0.0158 / \\ 0.0135 \end{gathered}$ | - | $\begin{gathered} 0.002 / \\ 0.002 \end{gathered}$ | $\begin{gathered} 0.0019 / \\ 0.0064 \end{gathered}$ | $\begin{gathered} 0.00165 / \\ 0.00135 \end{gathered}$ | $\begin{gathered} 0.002 / \\ 0.002 \end{gathered}$ | 1.2 | 2.53/1.37 | 1.8/3.8 |
| CMRR (dB) | 102 | 60 | 85.7 | 62.5 | 110 | 82 | 55 | 92 | 40 | 19 |
| PSRR+/PSRR- (dB) | $\begin{gathered} 109 / \\ 100 \end{gathered}$ | 66 | 68.1 | 38 | 56 | 57 | 52 | 64 | 40/46.8 | 52.1 |
| Input noise spectral density $(\mu \mathrm{V} / \sqrt{\mathrm{Hz}})$ | $\begin{gathered} 1.1 @ 1 \\ \mathrm{kHz} \end{gathered}$ | 0.88 | $\begin{gathered} 0.65 @ 1 \\ \mathrm{kHz} \end{gathered}$ | - | 1.6 | 2.58 | - | 0.164 @ <br> 10 kHz | $\begin{aligned} & 0.06 @ \\ & 1 \mathrm{MHz} \end{aligned}$ | $\begin{gathered} 0.1 @ \\ 1 \mathrm{MHz} \end{gathered}$ |
| $\mathrm{FOM}_{\text {SS }}(\mathrm{MHz} . \mathrm{pF} / \mu \mathrm{W})$ | 12.69 | 0.614 | 2.5 | 5.48 | 7.047 | 1.68 | 2.28 | 2.88 | 0.88 | 2.67 |
| $\mathrm{FOM}_{\mathrm{LS}}$ $((\mathrm{V} / \mu \mathrm{s}) \cdot \mathrm{pF} / \mu \mathrm{W})$ | 34.79 | 0.647 | 2.76 | 1.15 | 4.52 | 1.22 | 1.14 | 1.5 | 0.10 | 1.60 |
| Total Harmonic Distortion (\%) |  | 0.28 | $\begin{gathered} 1 \% @ 0.46 \\ \mathrm{~V}_{\mathrm{PP}} \end{gathered}$ | - | - | - | ${ }^{-}$ | - | - | $\begin{gathered} 0.2 @ \\ 100 \mathrm{kHz} \\ 400 \\ \mathrm{mV} V_{\mathrm{PP}} \end{gathered}$ |
| Input offset (mV) | 3.2 | 6.14 | 2.3 | - | 3.2 | 4.73 | $\begin{gathered} 4 \\ \text { (average) } \end{gathered}$ | - | 8.4,10 | 11 |
| Single-Ended/Fully differential | FD | SE | SE | SE | SE | SE | SE | FD | SE | SE |

Remarks: (a) Given that the minimum of the rising and falling slew rates ( $\mathrm{SR}+$ and $\mathrm{SR}-$ ) limits the large signal speed of an amplifier, calculation of $\mathrm{FOM}_{\mathrm{LS}}$ was performed using the minimum of the two slew rates values $\min \left\{\mathrm{SR}^{+}, \mathrm{SR}^{-}\right\}$. (b) For fully differential (FD) amplifiers, the total load capacitance CLtot $=2 \times$ CLwas used to calculate $\mathrm{FOM}_{\mathrm{SS}}$ and $\mathrm{FOM}_{\mathrm{LS}}$.

## 5. Conclusions

A high performance true fully differential bulk-driven buffer operating from $\pm 0.3 \mathrm{~V}$ dual supply voltages is presented. A fully differential class AB Miller op-amp with differential-difference input stage is used to implement the buffer. A high CMRR notail bulk-driven cascoded pseudo-differential cell is used in the input stage and in the
common mode feedback network of the op-amp. The circuit was verified with simulations in a commercial 180 nm CMOS technology.

Author Contributions: Conceptualization, M.G., J.R.-A., H.V.-L., J.H.-C., A.J.L.-M. and R.G.C.; methodology, M.G., J.R.-A., H.V.-L., J.H.-C., A.J.L.-M. and R.G.C.; software, M.G., J.R.-A., H.V.-L., J.H.-C., A.J.L.-M. and R.G.C.; validation, M.G., J.R.-A., H.V.-L., J.H.-C., A.J.L.-M. and R.G.C.; formal analysis, M.G., J.R.-A., H.V.-L., J.H.-C., A.J.L.-M. and R.G.C.; writing-original draft preparation, M.G., J.R.-A., H.V.-L., J.H.-C., A.J.L.-M. and R.G.C.; writing-review and editing, M.G., J.R.-A., H.V.-L., J.H.-C., A.J.L.-M. and R.G.C.; visualization, M.G., J.R.-A., H.V.-L., J.H.-C., A.J.L.-M. and R.G.C.; supervision, M.G., J.R.-A., H.V.-L., J.H.-C., A.J.L.-M. and R.G.C.; project administration, J.R.-A.; funding acquisition, A.J.L.-M. and R.G.C. All authors have read and agreed to the published version of the manuscript.

Funding: This research was partially funded by AEI/FEDER, grant number PID2019-107258RB-C31 and in part by the Andalusia Economy, Knowledge, Enterprise and University Council under Project P18-FR-4317.

Institutional Review Board Statement: Not applicable.
Informed Consent Statement: Not applicable.
Data Availability Statement: Not applicable.
Conflicts of Interest: The authors declare no conflict of interest.

## References

1. Casson, A.J.; Logesparan, L.; Rodriguez-Villegas, E. An introduction to future truly wearable medical devices-ASIC. In Proceedings of the 2010 Annual International Conference of the IEEE Engineering in Medicine and Biology, Buenos Aires, Argentina, 31 August-4 September 2010; Volume 30, pp. 3430-3431.
2. Chatterjee, S.; Tsividis, Y.; Kinget, P. 0.5-V analog circuit techniques and their application in OTA and filter design. IEEE J. Solid-State Circuits 2005, 40, 2373-2387. [CrossRef]
3. Stopjakova, V.; Rakus, M.; Kovac, M.; Arbet, D.; Nagy, L.; Sovcik, M.; Potocny, M. Ultra-Low Voltage Analog IC Design: Challenges, Methods and Examples. Radioengineering 2018, 27, 171-185. [CrossRef]
4. Ramirez-Angulo, J.; Ledesma, F. The universal op-amp and applications in continuous-time resistorless and capacitorless linear weighted voltage addition. IEEE Trans. Circuits Syst. II Express Briefs 2006, 53, 404-408. [CrossRef]
5. Sackinger, E.; Guggenbuhl, W. A versatile building block: The CMOS differential difference amplifier. IEEE J. Solid-State Circuits 1987, 22, 287-294. [CrossRef]
6. Huang, S.-C.; Ismail, M. A wide range differential difference amplifier: A basic block for analog signal processing in MOS technology. IEEE Trans. Circuits Syst. II 1993, 40, 289-301. [CrossRef]
7. Ramirez-Angulo, J.; Carvajal, R.G.; Galan, J.A.; Lopez-Martin, A. A free but efficient low-voltage class-AB two-stage operational amplifier. IEEE Trans. Circuits Syst. II Express Briefs 2006, 53, 568-571. [CrossRef]
8. Grech, I.; Micallef, J.; Azzopardi, G.; Debono, C.J. A low voltage wide-input range bulk-input CMOS OTA. Analog. Integr. Circuits Signal Process. 2005, 43, 127-136. [CrossRef]
9. Trakimas, M.; Sonkusale, S. A 0.5 V bulk-input OTA with improved common-mode feedback for low-frequency filtering applications. Analog. Integr. Circuits Signal Process. 2009, 59, 83-89. [CrossRef]
10. Abdelfattah, O.; Roberts, G.W.; Shih, I.; Shih, Y.S. An Ultra-Low-Voltage CMOS Process-Insensitive Self-Biased OTA With Rail-to-Rail Input Range. IEEE Trans. Circuits Syst. I Regul. Pap. 2015, 63, 2380-2390. [CrossRef]
11. Cabrera-Bernal, E.; Pennisi, S.; Grasso, A.D.; Torralba, A.; Carvajal, R.G. 0.7-V Three-Stage Class-AB CMOS Operational Transconductance Amplifier. IEEE Trans. Circuits Syst. I Regular Papers 2016, 63, 1807-1815. [CrossRef]
12. Zuo, L.; Islam, S.K. Low-Voltage Bulk-Driven Operational Amplifier with Improved Transconductance. IEEE Trans. Circuits Syst. I 2013, 60, 2084-2091. [CrossRef]
13. Kulej, T.; Khateb, F. 0.4-V bulk-driven differential-difference amplifier. Microelectron. J. 2015, 46, 362-369. [CrossRef]
14. Qin, Z.; Tanaka, A.; Takaya, N.; Yoshizawa, H. 0.5-V 70-nW Rail-to-Rail Operational Amplifier Using a Cross-Coupled Output Stage. IEEE Trans. Circuits Syst. II 2016, 63, 1009-1013. [CrossRef]
15. Khateb, F.; Kulej, T. Design and Implementation of a 0.3-V Differential Difference Amplifier. IEEE Trans. Circuits Syst. I 2019, 66, 513-523.
16. Kulej, T.; Khateb, F.A. Compact 0.3-V Class AB Bulk-Driven OTA. IEEE Trans. VLSI Syst. 2020, 28, 224-232. [CrossRef]
17. Woo, K.C.; Yang, B.D. A 0.25-V Rail-to-Rail Three-Stage OTA With an Enhanced DC Gain. IEEE Trans. Circuits Syst. II 2020, 67, 1179-1183. [CrossRef]
18. Khateb, F.; Kulej, T.; Kumngern, M.; Arbet, D.; Jaikla, W. A 0.5-V 95-dB rail-to-rail DDA for biosignal processing. AEU—Int. J. Electron. Commun. 2022, 145, 154098. [CrossRef]
19. Kulej, T.; Khateb, F.; Arbet, D.; Stopjakova, V. A 0.3-V High Linear Rail-to-Rail Bulk-Driven OTA in $0.13 \mu \mathrm{~m}$ CMOS. IEEE Trans. Circuits Syst. II Express Briefs 2022, 69, 2046-2050. [CrossRef]
20. Tang, N.; Hong, W.; Kim, J.H.; Yang, D.; Heo, D. A Sub-1-V Bulk-Driven Opamp With an Effective Transconductance-Stabilizing Technique. IEEE Trans. Circuits Syst. II Express Briefs 2015, 62, 1018-1022. [CrossRef]
21. Akbari, M.; Hussein, S.; Hashim, Y.; Tang, K.T. An Enhanced Input Differential Pair for Low-Voltage Bulk-Driven Amplifiers. IEEE Trans. VLSI Syst. 2021, 29, 1601-1611. [CrossRef]
22. Baghtash, H.F. A 0.4 V, body-driven, fully differential, tail-less OTA based on current push-pull. Microelectron. J. 2020, 99, 104768. [CrossRef]
23. Veldandi, H.; Shaik, R.A. A 0.3-v pseudo-differential bulk-input ota for low-frequency applications. Circuits Syst. Signal Process. 2018, 37, 5199-5221. [CrossRef]
