

# Today's High Level Synthesis tools: a comparison

## Authors:

Wim Meeus and Dirk Stroobandt

Ghent University - ELIS IR06  
Sint-Pietersnieuwstraat 41  
9000 Gent  
Belgium

phone: +32 9 264 3408

+32 9 264 3401

fax: +32 9 264 3594

email: [Wim.Meeus@UGent.be](mailto:Wim.Meeus@UGent.be)

[Dirk.Stroobandt@UGent.be](mailto:Dirk.Stroobandt@UGent.be)

## Keywords:

High level synthesis, Electronic system level, Electronic design automation, Behavioral synthesis

## Abstract:

High-level synthesis (HLS) tools greatly reduce the effort required in Register Transfer Level (RTL) design by automatically converting behavioral algorithms into synthesizable hardware descriptions. These tools are being actively developed, and even though they have been around for more than 10 years, they have only recently been adopted by industry.

As a result of the reduced designer effort, advantages of high level synthesis include an improved time to market and the possibility to do extensive design space exploration.

In this work, we present a comparison of some of today's tools based on our own experience of implementing an image processing algorithm. Different features are highlighted, such as design entry, capabilities, synthesis results, verification options and the learning curve for the designer. We have found that the high-level synthesis tools greatly differ in their features and also in the types of applications they can handle.

Because of design space exploration capabilities, the quality of HLS generated hardware is comparable to manual RTL design, in terms of area, latency and also power consumption. Among the tools that we have evaluated so far, the most impressive results were obtained using Catapult C from Mentor Graphics.

## References:

Harald Devos, Wim Meeus and Dirk Stroobandt

Towards a tighter integration of generated and custom-made hardware.

*Lecture notes in Computer Science*. Springer Verlag Berlin. Vol. 5992, 2010.

Craig Truett Moore, Harald Devos and Dirk Stroobandt

Optimizing the FPGA memory design for a Sobel edge detector.

*Engineering of Reconfigurable Systems and Algorithms, Proceedings*. CSREA Press, 2009.