

ACACES
2011

Poster Abstracts

July 13, 2011

Fiuggi, Italy

Advanced Computer Architecture and Compilation
for High-Performance and Embedded Systems



<http://www.hipeac.eu/acaces2011>



Advanced Computer Architecture and Compilation
for High-Performance and Embedded Systems

PREFACE

The ACACES summer school wants to create an opportunity to learn new things and to meet new people. We believe that the 12 courses and the two invited talks – all by world class experts – suffice to reach the first goal.

The second goal is a bigger challenge. How can we bring the participants in contact with as many other participants of the summer school in one week? To reach this goal, we arranged to have all meals and coffee breaks together, there are long breaks, and very importantly – we organize a poster session on Wednesday afternoon.

The basic idea is that you can present your own research to the other participants, and that you learn more about the other participants' research. We have put the poster session in the middle of the week so that people with a common research interest still have enough time during the rest of the week to discuss their mutual research interest, hopefully resulting in a long lasting research collaboration and joint research contributions. So, the poster session will help you in further developing your professional network, this is what HiPEAC is all about.

There will be 82 posters presented during the poster session. You will not have time to discuss them all during one afternoon. Therefore, we have collected the abstracts in a book of abstracts. The abstracts in this book were not reviewed as we did not want to exclude anybody from participating in the poster session, and from making new contacts. The sole purpose of the book is to prepare your visit to the poster session. You can in advance select the posters you want to discuss and then visit them (the order of posters on the posters panels is the same as in the book). If you present a poster yourself, make sure that you spend about 50% of your time at your poster, and the other 50% visiting other posters.

I wish you a very productive poster session

Koen De Bosschere
Summer School Organizer

CONTENTS

Towards a Performance Scalable File System Design <i>Konstantinos Chasapis, Yannis Klonatos, Stelios Mavridis, Michail D. Flouris, Manolis Marazakis, Angelos Bilas</i>	1
Towards an HPC I/O framework for clusters of Virtual Machines <i>Anastassios Nanos, Nectarios Koziris</i>	5
A full custom modular switch for CMP Sytems <i>Antoni Roca, José Flich, Federico Silla, José Duato</i>	9
A minimal/non-minimal routing algorithm for NoCs to misroute packets around congested areas <i>Masoumeh Ebrahimi, Masoud Daneshtalab, Pasi Liljeberg, Hannu Tenhunen</i>	13
An Approach to the Performance of Congestion Management Techniques in Interconnection Networks with Direct Topologies <i>Daniel Gomez-García, Pedro Javier García, Francisco José Quiles, Jesús Escudero-Sahuquillo, Juan Antonio Villar, José Flich, José Duato</i>	15
Exploring the Coherence Protocol Acceleration through the Interconnection Network <i>Lucía G. Menezo, Adrián Colaso, Valentín Puente, Jose-Ángel Gregorio</i>	19
Exploring the On-Board Interconnect Requirements of Multi-Chip Architectures <i>Karthikeyan Palavedu Saravanan, Alejandro Rico, Felipe Cabarcas, Alex Ramirez</i>	23
Exploring 3D-NoC based architectures <i>Daniele Bortolotti, Andrea Marongiu, Martino Ruggiero, Luca Benini</i>	27
A New Selection Policy for Low Power Networks on Chip <i>Diana Salemi, Maurizio Palesi</i>	31
DVFS Management in Real Processors <i>Vasileios Spiliopoulos, Georgios Keramidas, Stefanos Kaxiras, Konstantinos Efstathiou</i>	35
Online Performance Prediction in Processors with DVFS Capabilities <i>Qixiao Liu, Miquel Moreto, Jaume Abella, Francisco J. Cazorla</i>	39
Exploring the performance-energy tradeoffs in Sparse Matrix-Vector Multiplication <i>Vasileios Karakasis, Georgios Goumas, Nectarios Koziris</i>	43
Reducing energy consumption with flexible memory systems <i>Andreas Koltès, Robert Mullins</i>	47
Combining technologies to reduce energy in L1 data caches <i>Alejandro Valero, Julio Sahuquillo, Salvador Petit, Pedro López, José Duato</i>	51

Memory Hierarchy and Network Co-design through Trace-Driven Simulation <i>Mario Lodde, José Flich</i>	55
Improving the World's Fastest Cache Simulator <i>Andreas Sandberg, Peter Vestberg, Erik Hagersten</i>	59
StatCC: Modeling Multi-Core Cache Sharing in a Fraction of a Second <i>David Eklov, David Black-Schaffer, Erik Hagersten</i>	63
Using Miss Ratio Curves To Understand Program Optimization <i>Muneeb Khan, Nikos Nikoleris, Erik Hagersten</i>	67
Towards Value-Aware Caches <i>Angelos Arelakis, Per Stenstrom</i>	71
Cache Pirating: Measuring the Performance Impact of Cache Sharing <i>Nikos Nikoleris, David Eklov, David Black-Schaffer, Erik Hagersten</i>	75
Scarphase: Fast Online Phase Classification <i>Andreas Sembrant, David Eklov, Erik Hagersten</i>	79
How sensitive is processor customization to the workload's input data sets? <i>Maximilien Breughe, Zheng Li, Yang Chen, Stijn Eyerman, Olivier Temam, Chengyong Wu, Lieven Eeckhout</i>	83
Characterizing Phase Behavior for Dynamically Reconfigurable Architectures <i>Zhibin Yu, Nikola Puzovic, Antonio Portero, Roberto Giorgi</i>	89
Communication Strategy for Embedded Distributed Architectures <i>Celine Azar, Stephane Chevobbe, Yves Lhuillier, Jean-Philippe Diguët</i>	93
Coarse-Grained Reconfigurable Approach for Multi-Dataflow Systems <i>Nicola Carta, Francesca Palumbo, Luigi Raffo</i>	97
Efficiently generating FPGA configurations through a stack machine <i>Fatma Abouelella, Karel Bruneel, Dirk Stroobandt</i>	101
FPGAs for general purpose computing <i>Javier Olivito, Javier Resano</i>	105
Peak Performance Model for a Custom Precision Floating-Point Dot Product on FPGAs <i>Manfred Muecke, Bernd Lesser, Wilfried N. Gansterer</i>	109
Fast ASIP Design Space Exploration on FPGAs through Binary Translation <i>Sebastiano Pomata, Giuseppe Tuveri, Paolo Meloni, Menno Lindwer</i>	115
Architectural Support for Concurrency on Reconfigurable Systems <i>Pavel Zaykov, Georgi Kuzmanov</i>	119
A configurable and scalable multi-core architecture template supporting hybrid Model of Computation <i>Giuseppe Tuveri, Sebastiano Pomata, Simone Secchi, Paolo Meloni</i>	123

Parallel Access Schemes for Polymorphic Register Files: Motivation Study <i>Catalin Ciobanu, Georgi Kuzmanov, Alex Ramirez, Georgi Gaydadjiev</i>	127
Mapping irregular MPSoC topologies onto 2D-meshes <i>José Cano, José Flich, José Duato, Marcello Coppola, Riccardo Locatelli</i>	131
Automated Architecture Synthesis and Application Mapping for ASIP based adaptable MPSoCs <i>Erkan Diken, Roel Jordans, Rosilde Corvino, Lech Jozwiak, Menno Lindwer</i>	135
Thermal-aware SoC design through micro-architectures selective block replication <i>Dionisios Diamantopoulos, Kostas Siozios, Sotiris Xydis, Dimitrios Soudris</i>	139
Early Exploration of Partitioning Trade-offs for Heterogeneous MPSoCs <i>Prashant Agrawal, Robert Fasthuber, Praveen Raghavan, Tom Vander Aa, Francky Catthoor, Liesbet Van der Perre</i>	143
Accelerating Embedded Systems with C-based Hardware Synthesis <i>Vito Giovanni Castellana, Christian Pilato, Fabrizio Ferrandi</i>	147
Hardware OpenVG Rendering Engine <i>Yong-Luo Shen, Sang-woo Seo, Seok-Jae Kim, Hyun-Goo Lee, Hyeong-Cheol Oh</i>	151
Automatic Run-time Parallelism Extraction for the Design of Hardware Accelerators <i>Silvia Lovergine, Christian Pilato, Fabrizio Ferrandi</i>	155
Portability for Heterogeneous Parallel Architectures <i>Peter Calvert, Alan Mycroft</i>	159
An Algorithm Template for Parallel Irregular Algorithms <i>Carlos H. González, Basilio B. Fraguera</i>	163
Employing Helper Threads as a Parallelization Paradigm <i>Anastasios Katsigiannis, Nikos Anastopoulos, Konstantinos Nikas, Georgios Goumas, Nectarios Koziris</i>	167
SCOOP: Source-level Compiler Optimizations for Parallelism <i>Foivos S. Zakkak, Dimitrios Chasapis, Polyvios Pratikakis, Angelos Bilas, Dimitrios S. Nikolopoulos</i>	171
SVP - a concurrency model for many-core computing <i>Q. Yang, C.R. Jesshope</i>	175
A Predictive Modelling based Approach to Runtime Adaptation of Parallel Programs <i>Murali Krishna Emani, Michael O'Boyle</i>	179
VMAD: a Virtual Machine for Advanced Dynamic Analysis <i>Alexandra Jimborean, Matthieu Herrmann, Philippe Clauss, Vincent Loechner</i>	183
Elasticity through Fault-Tolerance in a Cloud-based Distributed Stream Processing Engine <i>Dimokritos Stamatakis, Kostas Magoutis</i>	187

Improving efficiency in the data center - The case of data streaming applications <i>Shoaib Akram, Angelos Bilas</i>	191
An Auto-tuning Solution to Data Streams Clustering in OpenCL <i>Jianbin Fang, Ana Lucia Varbanescu, Henk Sips</i>	195
Rapid Prototyping in OpenCL with V-Parallel Process Networks <i>Ana Balevic, Bart Kienhuis</i>	199
CUDA tuning and configuration parameters on Fermi architecture <i>Yuri Torres De La Sierra; Arturo González Escribano; Diego R. Llanos Ferraris</i>	203
Microscopic traffic simulation using CUDA <i>Pavol Korcek, Lukas Sekanina, Otto Fucik</i>	207
Efficient Independent Component Analysis on a GPU <i>Rui Ramalho, Pedro Tomas, Leonel Sousa</i>	211
GPU performance analysis using the FFT <i>Jacobo Lobeiras, Margarita Amor, Ramón Doallo</i>	215
Memory-Hierarchy-Aware Decoding of Structured LDPC Codes on GPUs <i>Joao Andrade, Gabriel Falcao, Vitor Silva</i>	219
Analysis of parallel sorting algorithms on different parallel platforms <i>Marko Misic, Milo Tomasevic</i>	223
Optimally Mapping a CFD Application on a HPC Architecture <i>Ion Dan Mironescu, Lucian Vintan</i>	227
Multi-layered Abstractions for Partial Differential Equations from High-level Descriptions <i>Florian Rathgeber, David A. Ham, Mike B. Giles, Paul H. J. Kelly, Graham R. Markall, Gihan R. Mudalige</i>	231
Compiler analysis for improving OpenMP code generation <i>Sara Royuela, Roger Ferrer, Alex Duran, Xavier Martorell</i>	233
Analysis and Visualization of Software <i>Pierre Caserta</i>	237
Implementation and Empirical Comparison of Partitioning-based Multi-core Scheduling <i>Yi Zhang, Nan Guan, Wang Yi</i>	239
Implications of Merging Phases on Scalability of Multi-core Architectures <i>Madhavan Manivannan, Ben Juurlink, Per Stenstrom</i>	243
Architecture for a Million Core Processor <i>Zeus Gomez Marmolejo, Victor Garcia, Alex Ramirez, Nacho Navarro</i>	245
Exploiting Scalability on the Intel SCC Processor <i>Andreas Diavastos, Panayiotis Petrides, Gabriel Falcao, Pedro Trancoso</i>	253

MapReduce for the Single-Chip-Cloud Architecture <i>Anastasios Papagiannis, Dimitrios S. Nikolopoulos</i>	257
Memory-intensive parallel computing on the Single Chip Cloud Computer: A case study with Mergesort <i>Nicolas Melot, Kenan Avdic, Christoph Kessler, Jörg Keller</i>	261
Graphic Rendering Application Profiling on a Shared Memory MPSoC Architecture <i>Matthieu Texier, Raphael David, Karim Ben Chehida, Olivier Sentieys</i>	265
Pipelining Producer-Consumer Tasks using Custom Multi-Core Architectures <i>Ali Azarian, Joao M. P. Cardoso</i>	269
User-directed Auto-vectorization in OmpSs <i>Diego Caballero, Xavi Martorell, Roger Ferrer, Alex Duran y Eduard Aigüadé</i>	273
T-Star (T*): An x86-64 ISA Extension to support thread execution on many cores <i>Antoni Portero, Zhibin Yu, Rania Mameesh, Roberto Giorgi</i>	277
PEPPER: Performance Portability and Programmability for Heterogeneous Many-core Architectures <i>Siegfried Benkner, Sabri Pllana, Jesper Larsson Träff, Philippas Tsigas, Andrew Richards, Raymond Namyst, Beverly Bachmayer, Christoph Keßler, David Moloney, Peter Sanders</i>	281
Facing the Challenges of Heterogeneous Systems at Application Runtime <i>Mario Kicherer, Wolfgang Karl</i>	285
Fast JIT Code Generation for x86-64 with LLVM <i>Viktor PAVLU, Andreas KRALL</i>	289
Hardware Support for Dynamic Languages <i>Pascal Schleuniger, Sven Karlsson, Christian W. Probst</i>	291
NumCIL: Numeric operations in the Common Intermediate Language <i>Kenneth Skovhede</i>	295
Emeraude: Embedded Real-Time Adaptive Virtualization for Post-Moore Architectures <i>Pierre Boulet, Julien Forget, Abdoulaye Gamatié, Laure Gonnord, Samuel Hym, Richard Olejnik</i>	299
How to model real-time task constraints on a high-performance processor simulator <i>José Luis March, Julio Sahuquillo, Salvador Petit, Houcine Hassan, José Duato</i>	301
A Count-Based Scheme for Fault Detection in Memory Arrays <i>Yiannakis Sazeides, Bushra Ahsan, Isidoros Sideris, Lorena Ndreu, Sachin Idgunji, Emre Ozer</i>	305
Cryptography on embedded devices with application to in-vehicle communication <i>Pal-Stefan Murvay</i>	309

