

## PREFACE

The ACACES summer school wants to create an opportunity to learn new things and to meet new people. We believe that the 12 courses and the two invited talks – all by world class experts – suffice to reach the first goal.

The second goal is a bigger challenge. How can we bring the participants in contact with as many other participants of the summer school in one week? To reach this goal, we arranged to have all meals and coffee breaks together, there are long breaks, and very importantly – we organize a poster session on Wednesday afternoon.

The basic idea is that you can present your own research to the other participants, and that you learn more about the other participants' research. We have put the poster session in the middle of the week so that people with a common research interest still have enough time during the rest of the week to discuss their mutual research interest, hopefully resulting in a long lasting research collaboration and joint research contributions. So, the poster session will help you in further developing your professional network, this is what HiPEAC is all about.

There will be 65 posters presented during the poster session. You will not have time to discuss them all during one afternoon. Therefore, we have collected the abstracts in a book of abstracts. The abstracts in this book were not reviewed as we did not want to exclude anybody from participating in the poster session, and from making new contacts. The sole purpose of the book is to prepare your visit to the poster session. You can in advance select the posters you want to discuss and then visit them (the order of posters on the posters panels is the same as in the book). If you present a poster yourself, make sure that you spend about 50% of your time at your poster, and the other 50% visiting other posters.

I wish you a very productive poster session

Koen De Bosschere  
Summer School Organizer



# CONTENTS

|  |    |
|--|----|
| A Highly Efficient, Thread-Safe Software Cache Implementation for Tightly-Coupled Multicore Clusters                               | 1  |
| <i>Christian Pinto and Luca Benini</i>   |    |
| Memory affinity in multi-threading: the Bowtie2 case study   | 5  |
| <i>Claudia Misale, Marco Aldinucci and Massimo Torquati</i>  |    |
| Assessing the effect on inter-task interferences in real multicores  | 9  |
| <i>Gabriel Fernandez, Mikel Fernandez, Jaume Abella, Eduardo Quinones, Luca Fossati, Marco Zulianello and Francisco J. Cazorla</i> |    |
| Design of a legacy-free operating system for multicore platforms   | 13 |
| <i>Laust Brock-Nannestad and Sven Karlsson</i>   |    |
| Optimizing the Overhead for Network-on-Chip Routing Reconfiguration in Parallel Multi-Core Platforms                               | 17 |
| <i>Marco Balboni, Francisco Triviño, José Flich and Davide Bertozzi</i>  |    |
| Performance and Power Efficiency Optimization and Evaluation of a Data Cleansing Algorithm on Multicore Processors                 | 21 |
| <i>Abdullah Al Hasib and Lasse Natvig</i>  |    |
| Integration of HW IPs into tightly coupled multicore clusters: a synthesis-friendly approach                                       | 25 |
| <i>Francesco Conti, Andrea Marongiu and Luca Benini</i>  |    |
| Architecture for Transparent Binary Acceleration with External Memory Accesses   | 29 |
| <i>Nuno Miguel Cardanha Paulino, João Canas Ferreira and João Manuel Paiva Cardoso</i>   |    |
| A Communication-efficient Mapping of AUTOSAR Runnables on Multicores   | 33 |
| <i>H. R. Faragardi, T. Nolte and B. Lisper</i>   |    |
| An overview of queuing schemes for HPC-systems interconnection networks with direct and hybrid topologies                          | 37 |
| <i>Pedro Yebenes, Jesus Escudero-Sahuquillo, Crispin Gomez, Pedro J. Garcia and Francisco Quiles</i>                               |    |
| Methodological Study of Shared Cache Optimizations   | 41 |
| <i>K. Kavi, M. Islam and M. Scrbak</i>   |    |
| Memory Array Protection: Check on Reads or Check on Writes?  | 45 |
| <i>Panagiota Nikolaou, Yiannakis Sazeides, Lorena Ndreou, Emre Ozer and Sachin Idgunji</i>   |    |
| Energy Efficient Memory Systems  | 49 |
| <i>Nico Reissmann and Magnus Jahre</i>   |    |
| Automatic Estimation of DVFS Potential   | 53 |
| <i>Nicolas Triquenaux</i>  |    |

|   |     |
|---|-----|
| Performance Analysis of Caches in Faulty Real-Time Systems<br><i>Mladen Slijepcevic, Leonidas Kosmidis, Jaume Abella, Eduardo Quinones and Francisco J. Cazorla</i> | 57  |
| Dynamic Command Scheduling for Real-Time Memory Controller<br><i>Yonghui Li, Benny Akesson and Kees Goossens</i>  | 61  |
| Hard Real-Time Task Migration on Embedded Heterogeneous Many-Core Processors<br><i>Peter Munk and Hans-Ulrich Hei</i>  | 63  |
| Dynamic Application Adaptation for Heterogeneous Platforms<br><i>Christos Margiolas and Michael F. P. O'Boyle</i>   | 67  |
| Heterogeneous Programming Library: A Framework for Quick Development of Heterogeneous Applications<br><i>Moiss Vias, Zeki Bozkus and Basilio B. Fraguela</i>      | 69  |
| Enabling the OpenMP programming model on embedded heterogeneous manycore SoC<br><i>Alessandro Capotondi, Andrea Marongiu and Luca Benini</i>                        | 73  |
| OpenMP extensions to exploit HW acceleration on shared-memory many-core clusters<br><i>Paolo Burgio, Andrea Marongiu and Luca Benini</i>                            | 77  |
| Coordination Programming Approach for Linear Algebra Applications<br><i>Pavels Zaicenkous</i>   | 81  |
| Data abstractions for portable parallel codes<br><i>Javier Fresno, Arturo Gonzalez-Escribano and Diego R. Llanos</i>  | 85  |
| Adaptive Cooperative Caching for Many-cores systems<br><i>Safae Dahmani, Loic Cudennec and Guy Gogniat</i>  | 89  |
| SHiC approach for Agile Application Placement in Many-Core Systems<br><i>Mohamamd Fattah, Masoud Daneshtalab, Pasi Liljeberg and Juha Plosila</i>                   | 93  |
| A Scalable Distributed Data-flow Scheduler for Many-Cores<br><i>Andrea Mondelli</i>   | 97  |
| Hybrid multi-core data flow architecture<br><i>Charles Shelor</i>   | 101 |
| Combining a Dataflow Substrate with Multi-level Checkpointing<br><i>Omer Subasi, Javier Arias, Osman Unsal, Jesus Labarta and Adrian Cristal</i>                    | 105 |
| Profiling of Dataflow-Based Coarse-Grained Reconfigurable Platforms<br><i>Carlo Sau, Francesca Palumbo and Luigi Raffo</i>  | 109 |
| Efficient Fault Emulation using Dynamic FPGA Reconfiguration<br><i>Alexandra Kourfali, Karel Bruneel and Dirk Stroobandt</i>  | 113 |

|   |     |
|---|-----|
| Fault recovery for an FPGA mapped artificial pancreas using partial reconfiguration<br><i>Michail Vavouras and Christos-Savvas Bouganis</i>   | 115 |
| Markov Chain Monte Carlo: An FPGA implementation perspective<br><i>Grigorios Mingas and Christos-Savvas Bouganis</i>  | 119 |
| Maximizing GEMM Performances via Offline Heuristic Generation and Run-time Specialization<br><i>Victor Lomuller and Henri-Pierre Charles</i>  | 123 |
| DART: A GPU architecture exploiting temporal SIMD for divergent workloads<br><i>Jan Lucas, Sohan Lal, Mauricio Alvarez-Mesa, Ahmed Elhossini and Ben Juurlink</i>                           | 127 |
| Exploring GPGPUs Workload Characteristics and Power Consumption<br><i>Sohan Lal, Jan Lucas, Mauricio Alvarez Mesa , Ahmed Elhossini and Ben Juurlink</i>                                    | 131 |
| Integrated code generation for clustered VLIW architectures<br><i>Nikolai Kim</i>   | 135 |
| Design Space Exploration and Analysis Of Compiler Transformation in VLIW Processors<br><i>Amir Hossein Ashouri, Gianluca Palermo, Cristina Silvano, Vittorio Zaccaria and Sotiris Xydīs</i> | 139 |
| Sniper: A Fast and Accurate Many-Core Simulator<br><i>Wim Heirman, Trevor Carlson, Kenzo Van Craeynest and Lieven Eeckhout</i>  | 141 |
| PIKE - Improving COTSon Interface for Easier Design Space Exploration<br><i>Andrea Mondelli, Kang Cai and Roberto Giorgi</i>  | 145 |
| Improving a Design Space Exploration Framework for Computing Systems Multi-Objective Optimization<br><i>Radu Chis and Lucian Vinta</i>  | 149 |
| Virtual Platforms for Fast Memory Subsystem Exploration Using gem5 and TLM2.0<br><i>Matthias Jung, MohammadSadegh Sadri and Norbert Wehn</i>  | 153 |
| Identifying Sequences of Optimizations for HW/SW Compilation<br><i>Ricardo Nobre and João M. P. Cardoso</i>   | 157 |
| pFS: A partitioned filesystem targeting Virtual Machine images<br><i>Anastasios Papagiannis, Yannis Sfakianakis, Stelios Mavridis, Manolis Marazakis and Angelos Bilas</i>                  | 161 |
| Efficient Techniques for Detecting and Exploiting Runtime Phases<br><i>Andreas Sembrant</i>   | 165 |
| Kernel level profiling of I/O intensive applications<br><i>Spyridon Papageorgiou, Manolis Marazakis and Angelos Bilas</i>   | 169 |

|   |     |
|---|-----|
| A Unified Approach to Identifying and Healing Vulnerabilities in x86 Machine Codes<br><i>Kirill Kononenko</i>   | 173 |
| Benchmarking the Hardware Error Sensitivity of Machine Instructions<br><i>Behrooz Sangchoolie, Fatemeh Ayatollahi, Raul Barbosa, Roger Johansson and Johan Karlsson</i>   | 177 |
| DOME: Delaying and Overcoming Microprocessor Errors<br><i>Negar Miralaei, Jyothish Soman, Timothy M Jones and Alan Mycroft</i>  | 181 |
| Fault tolerance techniques in the router's micro-architecture inside NoC<br><i>Alirad Malek, Ioannis Sourdis and Stavros Tzilis</i>   | 185 |
| Time-Based Sampled Simulation of Synchronizing Multi-Threaded Applications<br><i>Trevor E. Carlson, Wim Heirman and Lieven Eeckhout</i>   | 189 |
| Transient Error Detection<br><i>Konstantina Mitropoulou, Vasileios Porpodas and Marcelo Cintra</i>  | 193 |
| Design of Energy-Efficient Adder Units for Vector Processors<br><i>Ivan Ratkovic, Oscar Palomar, Milan Stanic, Osman Unsal, Adrian Cristal and Mateo Valero</i>   | 197 |
| Rapid Characterization and Vectorization Using Vector Library<br><i>Milan Stanic, Oscar Palomar, Ivan Ratkovic, Osman Unsal, Adrian Cristal and Mateo Valero</i>  | 201 |
| Automatic Vector Custom Instruction Set Extensions<br><i>Anadi Mishra and Laura Pozzi</i>   | 205 |
| An Automated Negotiation Model based on Different Strategies in an Adaptive Multi-Agent System<br><i>Serban Radu</i>  | 209 |
| Parallel implementation of N-gram algorithm for document comparison<br><i>Maciej Wielgosz, Sebastian Koryciak, Marcin Janiszewski, Marcin Pietron, Pawel Russek, Ernest Jamro, Agnieszka Dabrowsk-Boruch and Kazimierz Wiatr</i>      | 213 |
| Parallel MPI implementation of N-gram algorithm for document comparison<br><i>Maciej Wielgosz, Sebastian Koryciak, Marcin Janiszewski, Marcin Pietron, Agnieszka Dabrowska-Boruch, Pawel Russek, Ernest Jamro and Kazimierz Wiatr</i> | 217 |
| PARTEE: PARAllel Task Execution Engine<br><i>Nikolaos Papakonstantinou and Polyvios Pratikakis</i>  | 221 |
| Philosophy of Thought and Action in a programming model<br><i>T.A. Atabong</i>  | 225 |

|  |     |
|--|-----|
| A Novel Framework for the Design of Low-complexity QC-LDPC Encoders<br><i>Georgios Tzimpragos, Christofors Kachris, Dimitrios Soudris and Ioannis Tomkos</i>             | 227 |
| ELB-trees: Efficient Lock-free B+trees<br><i>Lars Bonnichsen, Sven Karlsson and Christian Probst</i>   | 231 |
| Strengthening Consistency in the Cassandra Distributed Key-value Store<br><i>Panagiotis Garefalakis, Panagiotis Papadopoulos, Ioannis Manousakis and Kostas Magoutis</i> | 235 |
| Shattering the Telecom Infrastructure<br><i>Mohamed El-Refaey</i>  | 239 |
| Revisiting Value Prediction<br><i>Arthur Perais</i>  | 241 |
| Simultaneous Optical Path Setup for Reconfigurable Photonic Networks in Tiled CMPs<br><i>Paolo Grani and Sandro Bartolini</i>  | 245 |
| A Variability-Aware Voltage Island Formation Framework for Multi/Many-Core Architectures at Near-Threshold Computing<br><i>Ioannis Stamelakos</i>                        | 249 |