

Manuscript for Review

## Low-Power 4-bit Flash Analogue to Digital Converter for Ranging Applications

Journal:	<i>Electronics Letters</i>
Manuscript ID:	ELL-2010-2213.R1
Manuscript Type:	Letter
Date Submitted by the Author:	12-Aug-2010
Complete List of Authors:	Torfs, Guy; Ghent University, INTEC/IMEC Li, Zhisheng; Ghent University, INTEC/IMEC bauwelinck, johan; Ghent University, INTEC/IMEC Van der Plas, Geert; Imec vzw. Vandewege, Jan; Ghent University, INTEC/IMEC
Keywords:	ANALOGUE-DIGITAL CONVERSION, CMOS INTEGRATED CIRCUITS, COMPARATORS (CIRCUITS), HIGH-SPEED INTEGRATED CIRCUITS

SCHOLARONE™  
Manuscripts

# Low-Power 4-bit Flash Analogue to Digital Converter for Ranging Applications

G. Torfs, Z. Li, J. Bauwelinck, X. Yin, G. Van der Plas and J. Vandewege

A 4-bit 700 MS/s Flash ADC is presented in 0.18 $\mu$ m CMOS. By lowering the kickback noise of the individual comparators it was possible to reduce the power consumption to 4.43mW. Improved calibration capabilities resulted in a INL and DNL smaller than 0.25 LSB. These low non linearities give rise to 3.77 effective number of bits at the Nyquist input frequency and this in turn yields an overall figure of merit of 0.46pJ per conversion step. The lowest figure of merit reported for ADCs with sampling rate above 500MHz in 0.18 $\mu$ m CMOS.

Introduction: Scaled silicon technologies made it possible to integrate high speed applications in portable devices. A large subsection of these devices are situated into sensor networks. While these sensors are collecting information, which can then be used by the network, used by a central controller or stored in a database, the knowledge of its actual location would be a very important asset. Markets ranging from tracking of postal packets, organization of warehouses to security and healthcare applications can see the advantages of such a technology. Location aware devices such as [1] require a bandwidth of at least 250MHz to perform an accurate time-of-arrival ranging. The ultra-wide band pulse based radio sends a signal with a fast risetime which makes it possible to detect the arrival of the signal within a range of 3ns, giving a resolution of less than 1m. Flash ADCs are the preferred ADC type for this wideband application requiring

500Msps to digitize an analogue signal with a bandwidth of e.g 125MHz after IQ downconversion. The required resolution to process the ranging signal is 4-bit, and the focus of this work was to minimize the power consumption, which is one of the most important figures for battery powered sensor nodes. This paper presents such an ADC: a 4-bit, 700MHz, 0.46pJ/conversion-step ADC fabricated in 0.18 $\mu$ m CMOS.

*Flash Architecture:* For high speed, low resolution ADCs, the flash architecture is a promising approach. [2] presents a 0.8pJ per conversion 4 bit ADC working at 1GSps designed in 0.18 $\mu$ m CMOS. An ADC like the one described in [2] offers a low power solution with a linear sample-frequency – power trade-off. The different comparators used in the ADC have a build-in threshold. This is realized by scaling the width of the different input transistors, the resulting offset is then:

$$\Delta V_{th} = \frac{V_{GS} - V_{Tn}}{2} \frac{\Delta W}{W}$$

With  $V_{GS}$  the gate-source voltage of the input transistors and  $V_{Tn}$  their threshold voltage. This integrated offset reduces the need for a static reference ladder and removes its power consumption. Such a comparator is displayed in Fig 1. A downside of this approach is the kickback noise generated by the comparators. Due to the difference in gate-drain capacitors of transistors  $M_{n2}$  and  $M_{n3}$ , a memory effect is introduced. During the reset phase of the comparator (when the sample clock (clk) is going from logic high to logic low), the nodes  $X_L$  and  $X_R$  are pulled up to the supply voltage. Assuming the output code was '1' ( $V_{out+} = \text{high}$ ,  $V_{out-} = \text{low}$ ), node  $X_R$  would initially be charged through  $M_{p6}$  in parallel with the series connection of  $M_{n5}$  and  $M_{p3}$ . Node  $X_L$  will only be charged through transistor  $M_{p1}$ . This results in a different time constant for the charging of the two branches, which induces different charges stored on the drain-gate capacitance of  $M_{n2}$  and  $M_{n3}$ . Different charges mean different voltages at the input nodes. Depending on the

driving impedance these can give a big disturbance at the next sample time.

An approach to reduce kickback noise is proposed in [3]. By adding transistors  $M_{n4}$  and  $M_{n5}$  in Fig. 2 the input transistors and their gate capacitance are disconnected from the nodes  $X_L$  and  $X_R$  and they are discharged more or less symmetrically during the reset phase via transistor  $M_{n1}$ . With the addition of the extra transistors,  $M_{n1}$  can be biased to reduce the current consumption of the comparator which slows down the slewing inside the comparator which will further reduce the kickback noise. The result is an increased sensitivity and giving the possibility to do a more accurate calibration.

Reduction of the kickback noise makes it possible to drive the ADC with a higher impedance, which in turn reduces the power dissipated in this stage. The driver is designed as a 500MHz two-stage unity gain feedback operational amplifier implemented on the same die providing a high input impedance to the preceding stage, a big advantage compared to [2] which needs a 50 Ohm drive to function properly.

*Experimental results and comparison:* The ADC has been fabricated in a 0.18 $\mu\text{m}$  CMOS technology. The differential input signal was applied to the chip through a balun and the output codes were sampled with a 10GSps digital oscilloscope and processed offline. The linearity was measured by applying a 10MHz triangle wave. The resulting differential (DNL) and integral non-linearity (INL) is shown in Fig. 3. Without calibration large variations and even missing codes can be observed. Due to process and mismatch errors, the threshold of the comparators can vary up to 2 LSB. After calibration the DNL is below 0.2 LSB and the INL below 0.25 LSB.

The dynamic performance is analysed by applying a full scale differential sine wave. The captured data is then fitted to an ideal sine wave, and with these parameters the signal to noise and distortion ratio (SNDR) and the effective number of bits (ENOB) was

calculated. The resulting measurements for sample frequencies of 500 and 700MHz are shown in Fig. 4. The ENOB with a sample frequency of 500MHz is 3.92 at the Nyquist frequency and 3.77 with a sample clock of 700MHz. After 700MHz the ENOB starts to degrade quickly due to the speed limitations of the ROM-based digital circuit which converts the thermometer code of the comparators to binary code. Adding a flip-flop in between the comparators and the ROM would solve this timing issue, extending the operating frequency with only a marginal increase of the power consumption.

The measured power consumption is 4.30 mW at 500MHz and 5.56mW at 700MHz from a 1.8V supply. These figures include the 2-stage input buffer which consumes 1.13mW. Without the power consumption of the buffer the figure of merit (FoM) of the ADC core is respectively 0.42pJ and 0.46pJ per conversion step at 500 and 700MHz. Including the power consumption of the buffer the FoM is still 0.57pJ and 0.58pJ per conversion step respectively. Table 1 compares these figures with the state of the art [2,4-8]. To the author's knowledge, this design achieves the lowest FoM for flash ADCs in this technology node.

*Conclusion:* A 4 bit 700MHz ADC in a 0.18 $\mu$ m CMOS technology is designed and tested. It was shown that by reducing the kickback noise of the individual comparators, the power consumption could be lowered to 4.43mW without degrading the linearity which at a Nyquist input signal still remained 3.77 effective number of bits, yielding a figure of merit of 0.46pJ/conversion step. The lowest figure of merit reported for ADCs with sampling rate above 500MHz in 0.18 $\mu$ m CMOS.

## References

[1] X. Yin, J. Bauwelinck, G. Torfs, P. Demuyter, J. Vandewege, H. Tubbax, J. Wouters,

- P. Debacker, J. Olbrechts, P. Spiessens, F. Stubbe and J. Daneels, "Embedded ranging in ISM band," IET Electronics Letters, Vol. 44, Nr. 17, August 14, 2008, pp. 1043-1045.
- [2] P. Nuzzo et al., "A 10.6 mW/0.8 pJ power-scalable 1 GS/s 4b ADC in 0.18 $\mu$ m CMOS with 5.8 Ghz ERBW," in Proc. 43<sup>rd</sup> Design Automation Conf. (DAC), Jul. 2006, pp. 873-878.
- [3] G. Torfs, Z. Li, J. Bauwelinck, X. Yin, J. Vandewege and G. Van der Plas, "A low-power reduced kick-back comparator with improved calibration for high-speed flash ADCs", IEICE Transactions on Electronics., Vol. E92-C, Nr. 10, October 2009, pp. 1328-1330.
- [4] S. Banik, D. Gangopadhyay and T.K. Bhattacharyya, "A Low Power 1.8V 4-bit 400-MHz Flash ADC in 0.18 $\mu$  Digital CMOS", Proc. Of VLSID, Jan. 2006, pp 6.
- [5] L. Wu, F. Huang, Y. Gao, Y. Wang and J. Cheng, "A 42 mW 2 GS/s 4-bit flash ADC in 0.18- $\mu$ m CMOS", Int. Conf on WCSP, Nov. 2009, pp 1-5.
- [6] A. Ismail, M. Elmasry, "A 6-Bit 1.6-GS/s Low-Power Wideband Flash ADC Converter in 0.13- $\mu$ m CMOS Technology", IEEE Journal of Solid-State Circuits, Vol. 43, no. 9, Sept. 2008, pp 1982-1990.
- [7] C. Sandner, M. Clara, A. Santner, T. Hartig and F. Kuttner, "A 6-bit 1.2-GS/s Low-Power Flash-ADC in 0.13- $\mu$ m Digital CMOS", IEEE Journal of Solid-State Circuits, Vol. 40, no. 7, July 2005, pp. 1499-1505.
- [8] Y.-Z. Lin, C.-W. Lin and S.-J. Chang, "A 5-bit 3.2GS/s Flash ADC With a Digital Offset Calibration Scheme", IEE Transactions on VLSI Systems, VOL. 18, no. 3, March 2010, pp. 509-513.

**Authors' affiliations:**

G. Torfs, Z. Li, J. Bauwelinck, X. Yin and J. Vandewege (Ghent University, INTEC/IMEC, Gent, B-9000, Belgium)

G. Van der Plas (Imec vzw., Leuven, B-3001, Belgium)

E-mail: [guy.torfs@intec.UGent.be](mailto:guy.torfs@intec.UGent.be)

**Figure captions:**

Fig 1. Comparator with build-in threshold

Fig 2. Reduced kickback comparator

Fig 3. Differential and integral non linearity before calibration and after calibration at a

sample rate of 700MHz

Fig 4. Effective number of bits versus input frequency at sample rates of 500MHz and 700MHz

**Table captions:**

Table 1. Comparison with state-of-the-art Analog to digital converters.





Fig 2.




Fig 3.




Fig4.




Table 1.

	Technology	# of bits	DNL	INL	ENOB @ Nyquist	Sample Frequency (MHz)	Power (mW)	FoM (pj/cov)
This work	0.18 $\mu$ m	4	<0.19	<0.27	3.77	700	4.43	0.46
[2]	0.18 $\mu$ m	4	<0.25	<0.17	3.8 3.7	500 1000	5.2 10.6	0.73 0.81
[4]	0.18 $\mu$ m	4	0.4	1.1	3.24	400	20	5.30
[5]	0.18 $\mu$ m	4	0.04	0.06	3.61	2000	42	1.72
[6]	0.13 $\mu$ m	6	0.49	0.42	4.69	1600	180	4.36
[7]	0.13 $\mu$ m	6	<0.6	<0.4	5.6 5.7	600 1200	90 160	3.09 2.56
[8]	0.13 $\mu$ m	5	<0.24	<0.39	4.44 4.54	2000 3200	120 120	3.07 4.30