



Application of Circuit/Field Co-optimization Techniques to IEC 61967/62132 Test Boards

D. Vande Ginste^{*(1)}, H. Rogier⁽¹⁾, D. De Zutter⁽¹⁾, and H. Pues⁽²⁾

⁽¹⁾ Dept. of Information Technology, Ghent University,
Sint-Pietersnieuwstraat 41, B-9000 Gent, Belgium

⁽²⁾ Melexis N.V., Transportstraat 1, B-3980 Tessenderlo, Belgium


Department of Information Technology – Electromagnetics Group


Overview


- Introduction
- Circuit/field co-optimization with ADS-Momentum (Agilent EEsof EDA)
- Application of circuit/field co-optimization to DPI test board design
- Conclusions

INTEC – Electromagnetics Group p. 2




Overview







- **Introduction**
- Circuit/field co-optimization with ADS-Momentum (Agilent EEsof EDA)
- Application of circuit/field co-optimization to DPI test board design
- Conclusions

INTEC – Electromagnetics Group
p. 3




Introduction







- **Design of PCBs for IC-level EMC tests: conducted emission and immunity testing (e.g. 150 Ohm method and DPI) and radiated emission and immunity testing (TEM-cell)**
- **Important issues:**
 - Transfer characteristics of RF coupling path (from SMA to IC-pin):
 - ◆ maximal deviation < 3 dB
 - ◆ no resonances allowed
 - Extension of frequency range: from 150 kHz to 2.5 GHz (instead of 1 GHz)
- **Optimization of test and application boards by prototyping and measuring is costly and time-consuming**
=> Circuit/field co-optimization is necessary

INTEC – Electromagnetics Group
p. 4




Overview







- Introduction
- **Circuit/field co-optimization with ADS-Momentum (Agilent EEs of EDA)**
- Application of circuit/field co-optimization to DPI test board design
- Conclusions

INTEC – Electromagnetics Group
p. 5




Circuit/Field Co-optimization







- Design techniques for high speed and RF design




INTEC – Electromagnetics Group
p. 6




Circuit/Field Co-optimization



- Design techniques for high speed and RF design





circuit simulator

EMDB


⇒ transient, frequency domain, DC, AC, Harmonic Balance, Envelope Analysis, ...

- the EMDB holds the data for a **GLC**
- ⇒ ■ **GLC: G**eneralized **L**ayout **C**omponent
- data: S-parameter data


EMDB =
Electromagnetic
Model
Data**B**ase

INTEC – Electromagnetics Group


p. 7




Circuit/Field Co-optimization




- Example: LNA design






Low noise amplifier schematics




RF board footprint




to be optimized


INTEC – Electromagnetics Group

p. 8




Circuit/Field Co-optimization







● Example: LNA design



Schematic of the low noise amplifier including the GLC for the RF board footprint

circuit simulator

↑



+


↕


EMDB


INTEC – Electromagnetics Group

p. 9



Circuit/Field Co-optimization






● Example: LNA design

Amplifier gain as a function of frequency

amplifier gain [dB]




freq. GHz

●—● result of original schematic without effect of RF board

▲—▲ result of original schematic including effect of RF board

Optimization of the amplifier gain

120 mil




parameter p_1 : input capacitance value C_{in}
parameter p_2 : position of grounding via of emitter contact P_{via}



initial values: $C_{in} = 12 \text{ pF}$, $P_{via} = 20 \text{ mil}$

INTEC – Electromagnetics Group

p. 10




Circuit/Field Co-optimization

● Example: LNA design

Amplifier gain as a function of frequency



result of optimized gain including effect of RF board


Optimization of the amplifier gain

- initial values: $p_1 = C_{in} = 12 \text{ pF}$,
 $p_2 = P_{via} = 20 \text{ mil}$ (see curve 2)
- $0 < P_{via} < 120 \text{ mil}$
- goal: optimize gain between 0.4 and 0.6 GHz



$C_{in,opt} = 120 \text{ pF}$
 $P_{via,opt} = 89.73 \text{ mil}$
 extra gain of 2dB

INTEC – Electromagnetics Group

p. 11




Overview



- Introduction
- Circuit/field co-optimization with ADS-Momentum (Agilent EEsof EDA)
- **Application of circuit/field co-optimization to DPI test board design**
- Conclusions

INTEC – Electromagnetics Group

p. 12



DPI Test Board Design


Problem statement:

- Determine transfer characteristics (S-parameters) of RF coupling path (from SMA to IC-pin):
 - maximal deviation < 3 dB
 - no resonances allowed



How?

- Replace IC-pin by 50 Ohm termination
- Calculate S-parameters
- *Incorporate all high-frequency effects!*


INTEC – Electromagnetics Group
p. 13



DPI Test Board Design

● Example: IC's VDD-pin → S-parameters



DC supply

RF injection port

L


SMA

C

DUT

Principle of DPI test-setup


two-port network:
transfer characteristic
determined by S_{21}




Port 1
(50 Ohm)


Port 2
(50 Ohm)

INTEC – Electromagnetics Group
p. 14




DPI Test Board Design







- **At high frequencies it is crucial to include the board characteristics!!**
- Board:
 - ♦ **Double-sided FR4**
 - substrate thickness = 1.6 mm
 - relative permittivity = 4.35
 - ♦ **Grounded Co-Planar Waveguide**
 - ♦ **IC (DUT) placed at the bottom side**
 - ♦ **All other components placed at top side**
 - ♦ **SMA at port 1**
 - ♦ **Port 2 is placed at the position of the DUT's VDD-pin**

INTEC – Electromagnetics Group
p. 15




DPI Test Board Design






- Lay-out of the board: top side

Port 1




INTEC – Electromagnetics Group
p. 16




UNIVERSITEIT
GENT

DPI Test Board Design




INTEC




Microelectronic Integrated Systems

- Lay-out of the board: bottom side




INTEC – Electromagnetics Group

p. 17




UNIVERSITEIT
GENT

DPI Test Board Design




INTEC



Microelectronic Integrated Systems


- Analysis of RF power injection path
 - ♦ initial values of L and C:
 - C = 6.8 nF (as proposed in IEC 62132-4)
 - L = 5uH coil



m1: -25 dB @ 150 kHz
m2: -39 dB @ 1.64 GHz


INTEC – Electromagnetics Group

p. 18




UNIVERSITEIT
GENT

DPI Test Board Design



INTEC




Microelectronic Integrated Systems

- Analysis of RF power injection path

Observations


- **Values of the capacitor and inductor are too low
=> these need to be optimized!!**
- **A resonance occurs at 1.64 GHz. This is due to the signal via. As the board is rather thick, the return path is not well-defined. To minimize the flux in the RF-loop, ground vias should be placed near the signal via.
=> the positions of the ground vias have to be optimized!!**

INTEC – Electromagnetics Group
p. 19




UNIVERSITEIT
GENT

DPI Test Board Design



INTEC




Microelectronic Integrated Systems



- New lay-out including ground vias near signal via


4 ground vias placed near signal via to improve flux cancellation

- radius of vias: 0.5 mm
- distance **d**: to be optimized




INTEC – Electromagnetics Group
p. 20






UNIVERSITEIT
GENT

Conclusions



INTEC



Melexis
Microelectronic Integrated Systems

- **High-frequency phenomena corrupt (the interpretation of) IC-level EMC tests**
- **These phenomena, occurring at the board level, can only be accurately determined by EM (field) simulations of the board**
- **This becomes especially important at frequencies exceeding 1 GHz**
- **Circuit/field co-optimization leads to rapid, easy, and cheap design of test boards**

- **Extensions: more complex structures including cross-talk between RF-paths, 4-layer boards, ...**

INTEC – Electromagnetics Groupp. 23

Proceedings of the
20th International Zurich Symposium
on Electromagnetic Compatibility



EMC
Zurich 2009

Laboratory for Electromagnetic Fields and Microwave Electronics
ETH Zurich
Zurich, Switzerland

© 2009 ISBN 978-3-9523286-6-8
IEEE Catalog Number: CFP09628-CDR

CDROM contents prepared by Causal Productions
(info@causalproductions.com)