## Poly-Ge/poly-CdSe dunne-filmcircuits voor op glas geïntegreerde aansturing van vlakke beeldschermen

## Poly-Ge/poly-CdSe thin-film circuits for on-glass integrated driving of flat-panel displays

## **English Summary**

Table of contents	3
Abbreviations and acronyms	5
Symbols	
Chapter 1 : Context and targets	
	13
Flat-panel displays and active matrix addressing	
technologies are reviewed. Special attention is paid to the princ matrix addressing.	ciple of active
Interconnection problems and integrated drivers	19
serious with increasing display resolution. Different traditional discussed and the concept of integrated drivers is introduced, a pros and cons. The advantages of CTFT vs. nTFT logic are sum brief overview of the current realisations in this field is given. 1.2 Targets and work scheme.	l methods are along with the marized and a
Introduction	
Some criticism about the attitude of the Belgian government w scientific research, especially their confusion of the notions R&D. General targets	vith respect to
The final aim of this doctoral research project is to show the fe active matrix display with integrated thin-film driver circuitry. I is the use of the semiconductors CdSe and Ge, which we expect — for this purpose — compared to poly-Si. Some subtasks can be as converting the existing top gate poly-Ge/poly-CdSe technolog gate technology and optimizing the circuit performance in this new Work scheme	asibility of an The originality to be superior e defined, such ty to a bottom w technology. 23 24 CdSe active 24 Sign a suitable The essential They can also 24 the Ge-TFT's, the operation owerful CAD-

Processing	25
Most of the work, but not much to say about.	
Evaluation (see chapter 6)	25
The realised devices and circuits will be evaluated in several ways.	
Chapter 2 : Technology design	27
2.1 Introduction	27
The existing technology for CTFT circuits	27
Igor De Rycke and Jan Doutreloigne have used a top gate technology	for
realizing nTFT resp. CTFT circuits. This had certain advantages for optimizi	ng
the semiconductor properties. The technology of Doutreloigne is described.	0
The standard poly-CdSe active-matrix technology.	30
This technology is described and it is explained that a bottom gate (plus	a
partial top gate) is essential because of the light sensitivity of CdSe.	
Incompatibilities between the two technologies.	31
It is shown that it is virtually impossible to join the existing CTFT and pi	rel
technology on the same substrate.	
2 2 Proposed new technology	32
The initially proposed unified technology is described. The number of lift-off steps	is
minimized to avoid problems with micro-burs and the total number of mask steps is k	ent
low	P
2.3 Problems and solutions	33
Several technological problems have necessitated alterations of the new technological	on,
There were problems with the Al gates Using Cr created new problems. TiW proved	sy. to
he a good alternative. The complicated combined semiconductor/source/drain etchi	i0 na
sten also caused problems, which were solved by re-introducing some non-critical l	''8 ift_
off steps. A curious problem was the fact that In Au no longer made good contact on (	ji Fo
which it did in the past I was not able to explain this in a short term and for pragma	tic
reasons I had to find another source/drain-material for both CdSe and Ge. Ti works	010 011
Ga but not on CdSa. TiW works on both provided some thermal annealing steps	un uro
Ge, but not on Case. It'r works on boin, provided some thermal annealing steps t	иe
2 A The V- problem of Ge	26
2.4 The VI-problem of the mustarious pupplier is the fact that bettom gate Co TET's have a tota	30 11.,
Another mysterious problem is the just that boltom gate Ge-IFI's have a tota different threshold voltage behaviour than their ten gate equivalents. A lot of time v	uy .aa
anjerent inresnota voltage benaviour than their top gute equivalents. A tot of time w	as
invested in tuning several process parameters in order to obtain the sal	ne
Characteristics as in the top gate technology. Unjortunately this ata not tead to succe	SS.
Some interesting conclusions can nowever be arown from these experiments. There a	ire
also some ideas that could not be worked out, because of the time scheme that had to	be
followed.	20
2.5 The eventual technology	39
Just what the title says.	
2.6 The eventual TFT-characteristics	41
MOSFET parameters that fit best with the resulting TFT characteristics.	
Chapter 2 · Circuit design	12
2 1 Introduction	43
2.2 Literature study	43 12
Just Study	73 //3
Almost all driver circuits can be catalogued as commutators seamores or SI	$R_{-}$
drivers (Shift Latch Ruffer) The difference between these is explained as w	-ري- اام
as their project (dis) advantages. We can also discriminate between two a	eii nd
us incli typical (alsyaavantages, the can also also infinitude between two a multi-greet level drivers digital and analogue drivers nMOS and CM	nu NS
drivers Now follows a discussion of some interesting driver schemes the	)) hat
urivers, wow jonows a discussion of some interesting driver schemes in	uu

have been published. [Note : it is almost impossible to summarize this discussion any further, because it is already very compact. Therefore I refer to the paper I have presented on the 1st CdSe workshop, which was in fact the base for this chapter.]
Morin et al., 1981
Oldest poly-Si driver circuit. Typical scanner. Uses memory capacitor for each column. Prone to image bending. As far as I know it was never realised.
Malmberg et al. 1986 47
MiniGraphics displays Typical commutator Analogue driver analogue grey
levels. Driver can be used for fault location. Uses CdSe as semiconductor. Was realised and works.
Tizabi et al., 1986
First CTFT driver using CdSe (and Ge). Uses sample-and-hold modules in column driver. Disadvantage is hysteresis in buffer characteristics, which limits number of grey levels. Very low number of TFT's. Row driver probably not powerful enough to prevent image bending. I suspect the circuit was never realised
De Rycke et al. 1988 /0
SLP with CdSa. Clocks up to 2 MHz. Digital line memory. Needs population
for high resolution.
Ohwada et al., 1988 51
Commutator with 4 grey levels. TFT's only used as switches. Lots of cross- overs in column driver. Powerful but complicated row drivers.
Matsueda et al., 1989 51
Hybrid scanner-commutator. 8-fold parallelism. Extremely redundant design
(all pixels addressed via 2 totally independent ways). Driver circuit can be used for fault detection.
Emoto et al 1989 53
Very sophisticated design. Uses parallelism without requiring pre-processing of video data. Analog RGB input. Surprisingly low number of TFT's per
column.
R. Stewart et al., 1990
SLB driver with 32 grey levels. 100-fold parallelism. Uses chopped ramp type DAC's. Complicated circuitry to be realised in thin-film technology.
Others
Some references to other interesting papers.
Summarizing table
This table systematically summarizes the most interesting features of the referenced driver circuits.
Solutions for the image bending problems with scanners
Leaving more time between consecutive lines is the classic way to do this A more elegant approach would be to cut the gate lines in half and use two line
more elegant approach would be to cut the gute titles in half and use two title
scanners. the right one being delayed by half a line period compared to the left one. The only disadvantage is the fact that redundancy by two-sided addressing
scanners. the right one being delayed by half a line period compared to the left one. The only disadvantage is the fact that redundancy by two-sided addressing is no longer possible.
scanners. the right one being delayed by half a line period compared to the left one. The only disadvantage is the fact that redundancy by two-sided addressing is no longer possible. Methods for implementing grey levels
<ul> <li>more elegant approach would be to cut the gate times in half and use two time scanners. the right one being delayed by half a line period compared to the left one. The only disadvantage is the fact that redundancy by two-sided addressing is no longer possible.</li> <li>Methods for implementing grey levels</li></ul>

3.3 Discussion of chosen driver scheme	60
I have chosen a SLB-type circuit, comparable to the De Rycke type, but w complementary invertors or with depletion load invertors. Pass-TFT's are u instead of CMOS switches, because of the bad ON/OFF-ratio of the p-t	vith sed ype
TFT's. The operation of the driver is discussed in more detail. Especially operation of the latch circuit (sense amplifier) requires some explanation.	the
3.4 Simulations	63
Introduction	63
After choosing a driver scheme the components have to be dimensioned	l in
order to optimize performance 4 mire heuristic way in which all poss	ihlø
combinations of gate width and length etc. are actually realised and tried	out
is far too expensive and too slow. Therefore, preliminary circuit simulations	aro
necessary Because of the large number of simulations that have been carr	ied
out only some of the results are presented here	1001
Static invertor characteristics	64
Terminology	64
The notions 'stable operating points' 'astable operating point' 'n	nise
margins' and `gain' are introduced. Different invertor types shown	are
Simulation results	65
It is shown that, given our depletion type Ge-TFT's, the depletion-la	oad
invertors vield the best static invertor characteristic.	
Dynamic shift registers	67
Terminology and criterion for proper operation	67
A quantity $\triangle$ that describes the `goodness' of the operation of dynamic shift register is introduced. This allows us to use a limit	f a ited
number of simulations to predict the maximum operation frequency the shift register.	, of
Simulation results	68
Dynamic shift registers with different invertor types and transis geometries are simulated at different frequencies. The resulting $\Delta'$	tor s of
all these simulations are summarized in a number of graphs. This le	ads
to an optimum value for the transistor geometries and it predict maximum clock frequency of 5 MHz for the depletion-load type s register.	s a hift
Conclusion	71
The depletion-load invertor behaves best in static both as dynamic circuits first indication of the ideal geometries can be given.	. A
3.5 Other application : SSR for bargraph-display	72
A possible application for thin-film circuits where speed is not the primary demana	, is
the addressing of multi-pixel guest-host LC displays, such as the bargraph-t	ype
displays. Passive multiplexing can not be used because of hysteresis in this type of	LC
material. Direct addressing becomes too expensive because of the high number	' of
interconnections. Active addressing and an integrated static shift register can	be
fabricated with a high yield for such a low number of pixels and is therefore attractive solution.	an
Chapter 4 : A better TET-model for simulations	75
4 1 Introduction	75
All simulations until now were performed using the SPICE I eval 1 Schichmann	, S Ar
Hodges MOSFET model. In this chapter I propose a new, semi-heuristic, model that an artension of this simple model, but with which the subthreshold beleview and	t is
superlinear linear' region can be described.	ine

4.2 Static current equation
<ul> <li>The Schichmann &amp; Hodges current equations are written on one line, using the step function to account for the transitions between the different operating regions. A term representing the shunt resistance R<sub>0</sub> of a TFT is added. Then, a hyperbolic function with one parameter V<sub>c</sub> (curvature voltage) is introduced to smooth the transitions between the regions. Finally, the squares in the current equation are replaced by the exponent κ in order to model the superlinear behaviour. The transconductance β is replaced by B, the `preterconductance', and κ is called the `preterconductance exponent'. The resulting equation is a single-line formula describing the current in all operating regions (including sub-threshold) and requiring only 5 device parameters.</li> <li>4.3 Dynamic behaviour</li></ul>
4.4 Implementation in simulation program
simulation program
4.5 Parameter extraction and correspondence with measurements
Some algorithms are derived to extract the 6 model parameters from measurements of $I_{DS}(V_{GS})$ characteristics. It is illustrated that in this way, it is possible to achieve excellent agreement between model calculations and measurement over a large range of voltages.
4.6 Conclusion : pros and cons of the model
Advantages
Simpler than Spice level 2 or 5; better than level 1; good subtrreshold description, including shunt resistance; single-line formula, easy to implement in macro circuit; continuously derivable formulas, enhancing convergence speed of calculations; only 6 well-defined parameters, no parameter redundancy; easy parameter extraction from measurements; TFT modelled as a real 3-terminal device, no need to play tricks with the substrate potential. Disadvantages
Chapter 5 : Mask design
5.1 Introduction
<ul> <li>4 mask sets were aesignea. The first one was kept very simple so no time was lost considering details which were not important yet. With this set, a usable bottom gate technology was constructed, as seen in chapter 2. The second mask set was used to test the possible building blocks of the driver circuit. Several values of the geometric TFT parameters were tried out. This design was already more complicated because I tried to vary as many parameters as the limited substrate space (2"x2") would allow. Maskset 3 was a 64x64 pixel matrix. It was a by-product of maskset 4, which comprised complete driver circuits as well as two small 8x8 pixel matrices with integrated drivers, for demonstration purposes.</li> <li>5.2 Design tools and realisation of masks; future of our mask design</li></ul>
All masksets were designed using in-house developed CAD tools. Because the follow-up of this software can no longer be guaranteed and because the available computer

platforms are changing rapidly, new solutions have to be found. I give on overview of the different possibilities. The realisation of the masks was done by laser plotting (4000 dpi) on a photographic foil and subsequent photolithographic copying onto Tive coated $5'' \times 5''$ glass plates.		
5.3 Detailed description of the mask sets	. 92	
In this section the mask sets are rather thoroughly described. This is especially us	seful	
for reference during future designs of new mask sets or adaptions of the present se	ets I	
will only comment on those naragraphs that seem interesting enough for a 'nor	mal'	
will only comment on those purugruphs that seem theresting chough for a north	mui	
Maglaget 1 + DOTCMD	02	
Maskset I : BOTCMP	. 92	
Introduction	. 92	
Selection of masks	. 92	
Order of process steps.	. 93	
Design-rules and positioning	. 94	
The modules	. 94	
Includes a diagram of the hierarchy of the modules (also in	the	
description of the following mask sets.)	06	
Maskset 2. DOUWSTEINEN	. 90	
Introduction	. 90	
Selection of masks	. 9/	
Order of process steps	. 97	
Many variants of the `standard' technology are allowed.		
Design-rules and positioning	. 99	
The modules	. 99	
Maskset 3 : MASK64	103	
Introduction	103	
Pixel matrix. Safe design, but still a large aperture (54.25 % for a by 20 units cell.) Unit is 25 $\mu$ m.	a 20	
Selection of masks	103	
Order of process steps	103	
Design-rules and positioning	103	
The modules	104	
Not only the unit cell but also test-inserts	101	
Moderat 4 : DOCMA	106	
Maskset 4. DOOMA.	100	
	100	
Selection of masks	106	
Order of process steps	107	
Design-rules and positioning	109	
The modules	109	
Personally I like Fig. 55 very much.		
Chapter 6 : Evaluation	115	
6.1 Introduction	115	
6.2 TFT's	116	
<i>Typical CdSe and Ge TFT characteristics are shown.</i> 6.3 Invertors	110	
DC abaracteristics of simple inverters	110	
	110	
Just what it says. Different invertor types are compared.	110	
DU-characteristics of cascades of invertors	119	
Ring oscillators	119	
These were measured using a buffered probe with 12 pF input capacitance later also using a picoprobe with 0.1 pF input capacitance and 1 M $\Omega$ in resistance. The delay time as a function of the geometric aspect ration of the	and nput ne p-	

	channel IFI is evaluated for different invertor types. Also the turn-o	n voltage
	is studied, as explained in my contribution to the 3rd Intl. CdSe worksh	lop.
6.4 Analogue sv	witches	123
6.5 Static shift i	registers	124
The op	peration at 6 kHz and at 400 kHz is shown. We did not have the picopro	be at the
time of	f these measurements. A criterion for estimating the maximum number	of pixels
that can	n be addressed with the unbuffered static shift register, is derived.	• •
6.6 Dynamic sh	nift registers	127
6.7 Sense-ampl	lifiers and push-pull buffers	127
6.8 Active matr	rix (pixel matrix)	129
Optical		129
-1	Picture of an operating AMLCD with PN-LC from Dainippon Inc. My	, primary
	contribution to this demo is the addressing software.	
Error d	letection	130
	This is important, because $(1)$ it allows quality control, so the best $AM$	l's can be
	reserved for the more interesting projects, while the rest is used for	or rather
	experimental purposes. (2) we get information about the number of f	aults that
	result from the display filling and assembling. (3) it gives indications	about the
	origins of the faults, so we can try to improve our process.	
	Some striking facts about the detected errors are discussed and the u	sefulness
	of the shunted busbars is illustrated.	÷
6.9 Integrated d	lrivers	133
The op	eration of the dynamic shift register in a complete driver circuit is illustr	ated.
6.10 Yield cons	siderations	135
Some y	yield calculations are performed. The demands for making a flawle	ess VGA-
compat	tible display are comparable to the demands for making a Megabit IC.	with the
restrict	tion that we cannot put hundreds of displays on the same substrate.	
Chapter 7 : Conclusions	3	139
7.1 Solved prob	plems and remaining challenges	139
What h	ave I done ?	139
	A new technology for making p-channel Ge TFT's with a staggere	d bottom
	gate structure, compatible with the poly-CdSe active matrix techno	logy was
	constructed. Many technological problems had to be solved to ach	ieve this.
	Published TFT-based driver circuit were intensively studied and comp	ared. The
	relevant information was summarized in a systematic way. Different m	ethods to
	produce grev scales were compared as far as image quality, viewi	ng angle
	dependence etc. are concerned and a new method was proposed Bas	ed on all
	this information a CTFT driver circuit was designed and network su	nulations
	were performed on the building blocks. An interesting application of	f a static
	shift register with TET's was discussed Stimulated by the diffu	j u siuiic miltios in
	determining appropriate MOSEET model parameters from TET mage	willes in
	ueler mining abbrobriale MOSPET model baramelers nom 11 1 measu	<i>iremenis</i> ,
	a now numerical dedicated TET model was constructed require	mino for
	a new, numerical, dedicated TFT model was constructed, requi	ring few
	a new, numerical, dedicated TFT model was constructed, requi parameters and representing the most important TFT features. This	ring few model is
	a new, numerical, dedicated TFT model was constructed, requi parameters and representing the most important TFT features. This used in the present simulations and automatic parameter extraction	ring few model is is being
	a new, numerical, dedicated TFT model was constructed, require parameters and representing the most important TFT features. This used in the present simulations and automatic parameter extraction implemented in our measurement software. A working driver cir	ring few model is is being cuit was
	a new, numerical, dedicated TFT model was constructed, require parameters and representing the most important TFT features. This used in the present simulations and automatic parameter extraction implemented in our measurement software. A working driver cir realised in three steps, each with their own mask set. A new, safe 64	ring few model is is being cuit was ×64 pixel
	a new, numerical, dedicated TFT model was constructed, require parameters and representing the most important TFT features. This used in the present simulations and automatic parameter extraction implemented in our measurement software. A working driver cir realised in three steps, each with their own mask set. A new, safe 64 active matrix design was the by-product. Electronics that were nec	ring few model is is being ccuit was x64 pixel essary to
	a new, numerical, dedicated TFT model was constructed, require parameters and representing the most important TFT features. This used in the present simulations and automatic parameter extraction implemented in our measurement software. A working driver cir realised in three steps, each with their own mask set. A new, safe 64 active matrix design was the by-product. Electronics that were nec demonstrate the driver circuits were realized and used. I have design	ring few model is is being cuit was x64 pixel essary to ed a fault
	a new, numerical, dedicated TFT model was constructed, require parameters and representing the most important TFT features. This used in the present simulations and automatic parameter extraction implemented in our measurement software. A working driver cir realised in three steps, each with their own mask set. A new, safe 64 active matrix design was the by-product. Electronics that were nec demonstrate the driver circuits were realized and used. I have design location system for our active matrices and I have written software	ring few model is is being cuit was x64 pixel essary to ed a fault e for this
	a new, numerical, dedicated TFT model was constructed, require parameters and representing the most important TFT features. This used in the present simulations and automatic parameter extraction implemented in our measurement software. A working driver cir- realised in three steps, each with their own mask set. A new, safe 64 active matrix design was the by-product. Electronics that were nec- demonstrate the driver circuits were realized and used. I have design location system for our active matrices and I have written software interesting evaluation tool. I have also written software for the	ring few model is is being cuit was ×64 pixel essary to ed a fault e for this e display
	a new, numerical, dedicated TFT model was constructed, require parameters and representing the most important TFT features. This used in the present simulations and automatic parameter extraction implemented in our measurement software. A working driver cir- realised in three steps, each with their own mask set. A new, safe 64 active matrix design was the by-product. Electronics that were nec- demonstrate the driver circuits were realized and used. I have design location system for our active matrices and I have written software interesting evaluation tool. I have also written software for the demonstrator. The most important results of my research were repo	ring few model is is being cuit was ×64 pixel essary to ed a fault e for this e display rted in a

What can still be done?
Many ideas for making enhancement type bottom gate Ge TFT's were not
worked out A demonstration of the 8 % nivel matrices with integrated drivers
worken out. A demonstration of the 6x6 pixet matrices with thegrated arters
2.2 The future 140
7.2 The future
I present my personal opinion about now the results of this research project could be
useful in industrial applications.
Appendix A : Detailed description of the process and the processing equipment used
I don't believe this actually needs a summary.
A.1 The substrates
Used substrates
Cleaning of the substrates
A.2 Pattern definition
A.3 Evaporations 144
Equipment 144
Among others, the method for achieving a 1 Å Cu film is revealed
Semiconductor sandwiches 145
A 4 Sputtering
A 5 Etching
$\Lambda$ 6 L ift off 146
A = 7  Stringing
A. / Suppling
A.o baking
Appendix B : Generalised TFT model
More fundamental derivation of the model equations.
B.1 Static current equation
B.2 Terminal capacitances $C_{GS}$ and $C_{GD}$ . 151
Appendix C : Evaluation equipment and measuring setups
C 1 General
A nico-probe is only available since the beginning of 1993. For applying the 12 signal
necessary for operation of a complete driver elastomeric contacts were used
C 2 DC-characteristics of TFT's
C 3 DC-invertor characteristics
C 4 Dynamic measurements 156
An existing programmable digital signal generator with TTL outputs was provided with
An existing programmable alguar signar generator with 11L bulputs was provided with layer shifters so yeltages between 0 and 20 V could be achieved. The total circuit
ever shifters so voltages between 0 and 50 v could be achieved. The total circuit
limited the dynamic measurements
C 5 Optical inspection
V.5 Optical hispection
Nicroscope
Display driving
C.o Error detection in matrix
References

Herbert De Smet, November 10, 1993