

Missouri University of Science and Technology Scholars' Mine

Electrical and Computer Engineering Faculty Research & Creative Works

Electrical and Computer Engineering

01 Jan 2022

A High Step-Up Dc-Dc Converter using a Three Winding Coupled Inductor for Photovoltaic to Grid Applications

Saeed Habibi

Ramin Rahimi

Mehdi Ferdowsi *Missouri University of Science and Technology*, ferdowsi@mst.edu

Pourya Shamsi Missouri University of Science and Technology, shamsip@mst.edu

Follow this and additional works at: https://scholarsmine.mst.edu/ele_comeng_facwork

Part of the Electrical and Computer Engineering Commons

Recommended Citation

S. Habibi et al., "A High Step-Up Dc-Dc Converter using a Three Winding Coupled Inductor for Photovoltaic to Grid Applications," *2022 IEEE Energy Conversion Congress and Exposition, ECCE 2022*, Institute of Electrical and Electronics Engineers, Jan 2022.

The definitive version is available at https://doi.org/10.1109/ECCE50734.2022.9948055

This Article - Conference proceedings is brought to you for free and open access by Scholars' Mine. It has been accepted for inclusion in Electrical and Computer Engineering Faculty Research & Creative Works by an authorized administrator of Scholars' Mine. This work is protected by U. S. Copyright Law. Unauthorized use including reproduction for redistribution requires the permission of the copyright holder. For more information, please contact scholarsmine@mst.edu.

A High Step-Up DC-DC Converter Using a Three Winding Coupled Inductor for Photovoltaic to Grid Applications

Saeed Habibi Department of Electrical and Computer Engineering Missouri University of Science and Technology Rolla, Missouri, United States <u>s.habibi@mst.edu</u> Ramin Rahimi, Department of Electrical and Computer Engineering Missouri University of Science and Technology Rolla, Missouri, United States <u>r.rahimi@mst.edu</u>

Pourya Shamsi Department of Electrical and Computer Engineering Missouri University of Science and Technology Rolla, Missouri, United States <u>shamsip@mst.edu</u>

Abstract— A dual-switch high step-up DC-DC converter topology is proposed in this paper. The proposed topology uses two power switches, a three-winding coupled inductor (TWCI), and voltage multiplier cells to provide a high voltage gain. Furthermore, the voltage stresses on power semiconductor switches are low, resulting in lower switching and conduction losses. Moreover, the common electrical ground is preserved in this topology, making it a suitable candidate for photovoltaic (PV) to grid systems. The operating modes and steady state analysis of the proposed converter are presented, and a comparative study is carried out to demonstrate advantages of the proposed topology over the existing topologies. Finally, the simulation results of the proposed topology are presented using PLECS software along with the experimental results for a 200 W, 30 V to 400 V laboratory setup.

Keywords— High Step-up, DC-DC, PV to Grid

I. INTRODUCTION

Because of the energy crisis and the need to reduce CO2 emissions caused by the combustion of fossil fuels for energy generation, the expansion of renewable resources is unavoidable [1], [2]. Among the renewable resources, photovoltaic (PV) systems have seen the most growth in terms of both research and installation . Due to the low voltage of the PV panels (20 V to 40 V), a high voltage conversion ratio is required to connect a PV panel to the DC bus of an inverter or a DC microgrid [3]-[6]. Traditionally, boost converters are used to lift the PV panel voltage to an appropriate level. But, due to the issues such as the high voltage stress on the power switch and reverse recovery of the output diode, the conventional boost converter efficiency is low in these applications [6]. To overcome the well-known limitations of the conventional boost converter in high voltage gain applications, high step-up converters are used to provide high voltage gain and high efficiency. Various voltage boosting



Mehdi Ferdowsi

Department of Electrical and Computer

Engineering

Missouri University of Science and

Technology

Rolla, Missouri, United States

ferdowsi@mst.edu

Fig. 1. Simplified schematic of a transformer less grid-tied PV system.

techniques (VBT) have been adopted in the literature to increase the voltage gain of a converter, such as switched capacitor (SC), switched inductor, and magnetically coupled devices [7]. Combinations of different VBTs are also used to further increase the voltage gain [8], [9]. Converters using only SC cells to increase the voltage gain suffer from high number of switches and capacitors, beside the high transitional currents of capacitors, which increases power loss of a converter and may generate electromagnetic interference (EMI) in system [10].

Utilizing SC cells with coupled inductors (CIs) in a converter helps to overcome the aforementioned issues, and it provides one more degree of freedom (CI's turns ratio) in the converter design [11]. Different combinations of the SC cells with CIs or built in transformers are presented in the literature, These converters are able to provide high voltage conversion ratio and keep the voltage stress on the power switches low [12], [13].

In this paper, a high step-up DC-DC converter is proposed based on the combination of diode-capacitor voltage multiplier cells and a three-winding coupled inductor (TWCI). The proposed topology has a large voltage gain, low voltage stress on power switches, flexibility in design, and common electrical ground. The proposed converter is a suitable candidate for PV to grid applications. In these systems, preserving the common electrical ground is critical to reduce the leakage current. A

978-1-7281-9387-8/22/\$31.00 ©2022 IEEE



Fig. 2. The proposed topology, (a) circuit configuration, (b) equivalent circuit.

simplified schematic of PV to grid system is shown in Fig. 1.

The rest of this paper is organized as follows. The proposed topology is introduced in Section II. The operating modes of the proposed converter are presented in Section III. The steady-state analysis is carried out in Section IV. A comparative study is demonstrated in Section V. The simulation and experimental results are in Section VI, and the paper is concluded in Section VII.

II. PROPOSED TOPOLOGY

The circuit configuration of the proposed topology is shown in Fig. 2 (a). The proposed topology has two power switches (S_1 and S_2), five diodes ($D_1 - D_4$ and D_o), four capacitors ($C_1 - C_4$), and a TWCI. The number of turns for the primary, secondary, and tertiary windings of the TWCI is denoted by N_p , N_s , and N_t , respectively. The coupling reference of the TWCI is shown by "*" at each winding. By replacing the TWCI with a three-winding transformer, the equivalent circuit of the proposed topology is shown in Fig. 2 (b). Each winding of the TWCI is replaced with a transformer winding with series leakage inductances (L_{kp} , L_{ks} , and L_{kt}), and a parallel magnetizing inductance (L_m) is used with the primary winding.

III. OPERATING MODES

The proposed topology has four operating modes. Using the equivalent circuit shown in Fig. 2 (b), the operating modes are explained. The ideal key waveforms of the proposed converter including, the gate-source signals, current of the power switches, current of the TWCI, and current of the diodes are presented in Fig. 3. The operating modes of the proposed topology are shown in Fig. 4 (a)-(d). The proposed topology has two dominant modes – Mode II and Mode IV. Mode II and Mode IV represent the circuit configuration of the converter when both switches are on (DT) and off ((1-D)T), respectively. Mode I is a transitional mode prior to Mode II, and Mode III is a transition mode prior



Fig. 3. Ideal key waveforms of the proposed topology.

to Mode IV. Each of the modes are explained in the following paragraphs, and to simplify the analysis, the turns ratio of the secondary to primary winding is assumed to be equal to the turns ratio of the tertiary to primary winding $(N_s/N_p = N_t/N_p = N)$.

Mode I ($t_0 < t < t_1$): At the beginning of this mode, S_1 and S_2 turn on simultaneously. The magnetizing and primary leakage inductances current start to increase, meanwhile, the secondary and tertiary inductances current begin to decrease to reach zero. During this mode, D_o and D_3 are on, and other diodes are off. Diode D_o provides a current path from the input source to the output capacitor, and D_3 provides a path for C_3 to charge. The voltage equations of this mode are shown by (1).

$$\begin{cases} V_{L_m} + V_{L_{kp}} = V_{in} + V_{c_1} \\ NV_{L_m} + V_{L_{ks}} = V_{c_2} - V_{c_1} - V_o \\ NV_{L_m} + V_{L_{kt}} = -V_{c_3} \end{cases}$$
(1)

Mode II ($t_1 < t < t_2$): When the currents in the secondary and tertiary inductances reach zero, they flow in the opposite direction. Therefore, D_3 and D_0 turn off, and D_4 turns on to provide a path for i_{Lks} and i_{Lkt} . S_1 and S_2 are still on in this mode and the output capacitor provides power to the load. The circuit stays in this mode until the power switches turn off with the gate

signal. The voltage equations of this mode are shown by (2).

$$\begin{cases} V_{L_m} + V_{L_{kp}} = V_{in} + V_{c_1} \\ 2NV_{L_m} + V_{L_{ks}} + V_{L_{kt}} = V_{c_2} - V_{c_1} - V_{c_3} \end{cases}$$
(2)

Mode III ($t_2 < t < t_3$): At the beginning of this mode, S_1 and S_2 turn off with gate signal. Diodes D_1 and D_2 turn on to provide



Fig. 4: Operating modes of the proposed topology, (a) Mode I, (b) Mode II, (c) Mode III, (d) Mode IV.

a current path for i_{Lkp} and i_{Lks} , and D_4 stays on until the current in the secondary and tertiary windings reach zero. In this mode, D_1 , D_2 , and C_1 generate a clamp circuit to capture the leakage inductance energy and prevent destructive spikes on the power switches. Voltage equations of this mode are shown by (3).

$$\begin{cases} V_{L_m} + V_{L_{kp}} = V_{in} - V_{c_1} \\ 2NV_{L_m} + V_{L_{ks}} + V_{L_{kt}} = V_{c_1} + V_{c_2} - V_{c_3} \end{cases}$$
(3)

Mode IV ($t_3 < t < t_4$): When the i_{Lkp} and i_{Lks} reach zero, they change direction, therefore, D_4 turns off and D_3 and D_o turn on. The power switches are off in this mode, and the circuit stays in this mode until the switches turn on again. Voltage equations of this mode are labeled by (4).

$$\begin{cases} V_{L_m} + V_{L_{kp}} = V_{in} - V_{c_1} \\ NV_{L_m} + V_{L_{ks}} = V_{c_2} + V_{c_1} - V_o \\ NV_{L_m} + V_{L_{kt}} = V_{c_1} - V_{c_3} \end{cases}$$
(4)

IV. STEADY STATE ANALYSIS

To carry out the steady-state analysis, it is assumed that all capacitors are large enough and their voltages are constant during a switching cycle, the parasitic elements are ignored except for the leakage inductances, and the converter operates in the continuous conduction mode (CCM). Among the four operating modes shown in Fig.4, Mode I and III are transitional modes and their duration are negligible compared to Mode II and IV durations. By applying the volt-second balance principle to the voltages of the magnetizing inductance, the voltage on the capacitors are found in (5). Using (5), the voltage gain of the converter is achieved in (6). It is obvious that the volage gain of the converter is dependent on the TWCI turns ratio and duty cycle of the converter, which provides two degrees of freedom for a designer. The voltage gain of the converter versus the duty cycle is plotted for different values of the TWCI turns ratio in Fig. 5 (a). As it can be seen from Fig. 5 (a), very high voltage gains such as 30 can be achieved in low duty cycles for this converter.

The voltage stress on the semiconductor devices is calculated using the voltage of the capacitors. The voltage stress on the power switches is presented in (7), and as it can be seen from the normalized voltage stress plots in Fig. 5 (b), the voltage stress on the power switches is less than one seventh of the output voltage for the TWCI turns ratio higher than one. This is one of the important features of the proposed converter that can generated a very high voltage at the output and keep the voltage stress on the power switches low. Following the same procedure, the voltage stress of the diodes is calculated in (8).

To calculate the current stress on the semiconductor components, the average current passing through the switches and diodes are calculated. By considering that the average



Fig. 5. The voltage gain and normalized voltage stress of the proposed converter for different values of the TWCI turns ratio, (a) voltage gain, (b) normalized voltage stress.

TABLE I. SIMULATION I	PARAMETERS
-----------------------	------------

Converter	Number of components		Voltage gain $\left(\frac{V_0}{V}\right)$	Voltage stress of power switch $\left(\frac{V_s}{v_s}\right)$	Common ground			
	S	С	D	L	CI/NW	v v _{in}	V _o	
[11]	2	4	5	0	1/2	$\frac{3+2N}{1-2D}$	$\frac{1}{3+2N}$	No
[14]	1	6	5	0	1/3	$\frac{2+N(2-D)}{1-2D}$	$\frac{1}{2+2N-ND}$	Yes
[15]	1	7	5	3	0	$\frac{2+D}{1-2D}$	1 2+D	No
[16]	1	5	4	1	1/2	$\frac{2+N+ND}{1-2D}$	$\frac{1}{2+N+ND}$	Yes
[17]	2	4	5	0	1/3	$\frac{3+4N}{1-2D}$	$\frac{1}{3+4N}$	No
Proposed	2	4	5	0	1/3	$\frac{3+4N}{1-2D}$	$\frac{1}{3+4N}$	Yes

current of the capacitors is zero at a switching cycle, the average current of the switches is found (9), and the average current of the diodes are presented in (10).

$$\begin{cases} V_{c_1} = \frac{V_{in}}{1-2D} \\ V_{c_2} = \frac{2(1-DN+2N)}{1-2D} V_{in} \\ V_{c_3} = \frac{1+2ND}{1-2D} V_{in} \end{cases}$$
(5)

$$\begin{cases} V_0 \\ V_1 \\ V_2 \\ V_1 \\ V_2 \\ 1 \\ -2D \end{cases}$$
(6)

$$V_{s_1} = V_{s_2} = \frac{V_o}{3+4N}$$
(7)

$$\begin{cases} V_{D_1} = V_{D_2} = \frac{V_o}{3+4N} \\ V_{D_3} = \frac{1+2N}{3+4N} V_o \\ \frac{21+4N}{3+4N} \\ 21+4N \end{cases}$$
(8)

$$\begin{array}{l} V_{D_4} = \frac{1}{3+4N} V_o \\ V_{D_o} = \frac{2+2N}{3+4N} V_o \end{array}$$

$$I_{S_1} = I_{S_2} = \frac{1+2N+D}{1-2D} I_0 \tag{9}$$

$$\begin{cases} I_{D_1} = \frac{1+2N+D}{1-2D} I_o \\ I_{D_2} = \frac{2+2N-D}{1-2D} I_o \\ I_{D_3} = I_{D_1} = I_{D_2} = I_0 \end{cases}$$
(10)

V. COMPARISON

The proposed topology is compared with the existing topologies with similar voltage gain relationships. The comparison study includes the number of components, voltage gain, voltage stress on power switches, and the common electrical ground as listed in TABLE I. Converters voltage gain and the normalized voltage stress on the power switch (V_s/V_o) are plotted in Fig. 6 (a) and (b), respectively. As it can be seen from Fig. 6 (a) and (b), the proposed topology has higher voltage gain than converters presented in [11], [14]-[16], and also less normalized voltage stress than these converters. Except for the higher voltage gain and less voltage stress on the power switch, the proposed converter has one magnetic core, but the converters in [15], [16] use more than one magnetic core. The proposed converter and the converter in [17] have similar voltage gain and voltage stress on the power switch, and also the number of the components are same in these converters. The superiority of the proposed converter over the converter in [17] is preserving the common electrical ground between the input and output. As mentioned before, this feature is critical in some of the renewable applications. Similar to [17], converters in [11] and [15] also have a floating load. Based on the TABLE I and Fig.



Fig. 6. Comparison of the proposed topology and similar topologies, (a) voltage gain, (b) normalized voltage stress on the power switches.

6, it can be concluded that the proposed converter is superior to the existing converters in the literature.

VI. RESULTS

To validate the proposed converters steady-state analysis and its functionality, a simulation models and experimental setup are developed. The simulation and experimental results are explained in the following subsections.

A. Simulation Results

To validate the steady-state analysis, a simulation model is developed in PLECS Standalone software. The simulation model is for a 30 V to 400 V converter and the output load is set to 800 Ω . The list of simulation parameters is presented in



Fig. 7. Simulation results, (a) voltage and current waveforms of the power switches, (b) voltage of the capacitors, (c) voltage of the diodes, and (d) the output diode and TWCI current waveforms.

TABLE II.	SIMULATIO	ON PARAMETERS
TTDLL II.	DINICLATIN	

Input voltage (V _{in})	30 V
Output voltage (V_o)	400 V
Power (P_o)	200 W
TWCI turns ratio (N)	1
Duty cycle (D)	0.24

TABLE II. Based on the steady-state analysis, the voltage of the power switches is 57 V, and as it can be seen from Fig. 7 (a), the power switches voltage is very close to 57 V. Similarly, the voltage of the capacitors in Fig. 7 (b) are 56.4 V, 302.2V, 84 V, and 387 V for C1, C2, C3, and Co, respectively. The capacitor voltage values are consistent with the steady-state analysis. In Fig. 7 (c), the voltage of the diodes are shown. As it be seen from Fig. 7 (c), voltages on D_1 , D_2 , D_3 , and D_4 are 57 V, 57 V, 165 V, and 331 V, respectively. These voltage values are in good agreement with the steady-state analysis. The current of the output diode and each winding of the TWCI is shown in Fig. 7 (d). These simulation results validate the steady-state analysis in Section IV and shows the functionality of the proposed converter. These results verify that the proposed converter is able to provide a high gain such as 13.3 from a 30 V input source and keep the voltage stress on the power switches low.

B. Experimental Results

To verify the steady-state analysis and simulation results, A 200 W, 30 V to 400 V setup is designed and implemented in the



Fig. 8. The experimental setup.

laboratory. The components of the experimental setup such as the input source, load, and proposed converter are shown in Fig .8. In the experimental setup, the input source is connected to a DC power supply and the converter out is connected to a resistive load. The experimental setup parameters are similar to the simulation model presented in TABLE II.

The experimental results are shown in Fig. 9. In this setup, the input voltage is 30 V, and the duty cycle of the power switches is 0.24. Fig. 9 (a) shows the voltage of the power switches, and as it can be seen from it, the voltage on the power switches is approximately 56 V, which is very close to the simulation results. Also, the voltage overshoot for the turn off instances of the power switches is very low, meaning the clamp circuit in the circuit absorbs the leakage inductance energy. In Fig. 9 (b), the voltages of the capacitors and the approximate



Fig.9. Experimental results, (a) voltage of the power switches, (b) Voltage of the capacitors.

value of the voltages seen from the measurement device are shown. The capacitors voltage is in a good agreement with the simulation results and steady-state analysis.

VII. CONCLUSION

In this paper, a high step-up DC-DC converter based on the combination of a three-winding coupled inductor and diode capacitor cells are proposed. The proposed topology provides a very high voltage gain in a low duty cycle. Moreover, the proposed topology has a common electrical ground between the input and output terminal, which is critical requirement for part of the renewable applications. Furthermore, the voltage stress of the power switches in this converter are low, resulting in the selection of low $R_{DS(ON)}$ MOSFETs. Using low $R_{DS(ON)}$ MOSFETs leads to a lower conduction loss in the power switches along with a lower switching loss due to the low voltage stress on the power switch, which consequently high efficiency is achieved. The operation principle and steady-state analysis are presented for the proposed converter, and a performance comparison between the proposed converter and similar topologies is provided to justify the superiority of the proposed converters over the existing similar topologies. Finally, simulation model and experimental setup are used to validate the analysis of the proposed topology.

References

- F. Naghavi and H. Toliyat, "Grid-connected Soft Switching Partial Resonance Inverter for Distributed Generation," 2022 IEEE International Symposium on Industrial Electronics (ISIE), 2022, pp. 1-6.
- [2] A. P. Sirat and N. Zendehdel, "A New Approach in Optimal Control of Step-Down Converters Based on a Switch-State Controller," in 2020 IEEE Texas Power and Energy Conference (TPEC), 2020, pp. 1–6, doi: 10.1109/TPEC48276.2020.9042541.
- [3] A. M. S. S. Andrade, L. Schuch, and M. L. da S. Martins, "High Step-Up PV Module Integrated Converter for PV Energy Harvest in FREEDM Systems," *IEEE Trans. Ind. Appl.*, vol. 53, no. 2, pp. 1138–1148, 2017, doi: 10.1109/TIA.2016.2621110.
- [4] S. Habibi, R. Rahimi, M. Ferdowsi, and P. Shamsi, "DC Bus Voltage Selection for a Grid-Connected Low-Voltage DC Residential Nanogrid Using Real Data with Modified Load Profiles," *Energies*, vol. 14, no. 21. 2021, doi: 10.3390/en14217001.
- [5] M. Forouzesh, Y. Shen, K. Yari, Y. P. Siwakoti, and F. Blaabjerg, "High-Efficiency High Step-Up DC–DC Converter With Dual Coupled Inductors for Grid-Connected Photovoltaic Systems," *IEEE Trans. Power Electron.*, vol. 33, no. 7, pp. 5967–5982, 2018, doi: 10.1109/TPEL.2017.2746750.
- [6] R. Rahimi, S. Habibi, M. Ferdowsi, and P. Shamsi, "An Interleaved High Step-Up DC-DC Converter with Built-in Transformer-Based Voltage



Multiplier for DC Microgrid Applications," in 2022 IEEE Applied Power Electronics Conference and Exposition (APEC), 2022, pp. 86–92, doi: 10.1109/APEC43599.2022.9773671.

- [7] M. Forouzesh, Y. P. Siwakoti, S. A. Gorji, F. Blaabjerg, and B. Lehman, "Step-Up DC–DC Converters: A Comprehensive Review of Voltage-Boosting Techniques, Topologies, and Applications," *IEEE Trans. Power Electron.*, vol. 32, no. 12, pp. 9143–9178, 2017, doi: 10.1109/TPEL.2017.2652318.
- [8] A. Alzahrani, M. Ferdowsi, and P. Shamsi, "A Family of Scalable Non-Isolated Interleaved DC-DC Boost Converters With Voltage Multiplier Cells," *IEEE Access*, vol. 7, pp. 11707–11721, 2019, doi: 10.1109/ACCESS.2019.2891625.
- [9] Y. Tang, D. Fu, J. Kan, and T. Wang, "Dual Switches DC/DC Converter With Three-Winding-Coupled Inductor and Charge Pump," *IEEE Trans. Power Electron.*, vol. 31, no. 1, pp. 461–469, 2016, doi: 10.1109/TPEL.2015.2410803.
- [10] G. Wu, X. Ruan, and Z. Ye, "Nonisolated High Step-Up DC–DC Converters Adopting Switched-Capacitor Cell," *IEEE Trans. Ind. Electron.*, vol. 62, no. 1, pp. 383–393, 2015, doi: 10.1109/TIE.2014.2327000.
- [11] R. Rahimi, S. Habibi, S. Pourya, and F. Mehdi, "A Dual-Switch Coupled Inductor-Based High Step-Up DC-DC Converter for Photovoltaic-Based Renewable Energy Applications," in *IEEE Texas Power and Energy Conference (TPEC)*, 2021, pp. 1–6.
- [12] R. Rahimi, S. Habibi, M. Ferdowsi, and P. Shamsi, "An Interleaved High Step-Up DC-DC Converter Based on Integration of Coupled Inductor and Built-in-Transformer With Switched-Capacitor Cells for Renewable Energy Applications," *IEEE Access*, vol. 10, pp. 34–45, 2022, doi: 10.1109/ACCESS.2021.3138390.
- [13] M. Zhang, Z. Wei, M. Zhou, F. Wang, Y. Cao, and L. Quan, "A High Step-up DC-DC Converter with Switched-Capacitor and Coupled-Inductor Techniques," *IEEE J. Emerg. Sel. Top. Ind. Electron.*, p. 1, 2022, doi: 10.1109/JESTIE.2022.3173909.
- [14] A. Samadian, S. H. Hosseini, and M. Sabahi, "A New Three-Winding Coupled Inductor Nonisolated Quasi-Z-Source High Step-Up DC–DC Converter," *IEEE Trans. Power Electron.*, vol. 36, no. 10, pp. 11523– 11531, 2021.
- [15] M. M. Haji-Esmaeili, E. Babaei, and M. Sabahi, "High step-up quasi-Z source DC–DC converter," *IEEE Trans. Power Electron.*, vol. 33, no. 12, pp. 10563–10571, 2018.
- [16] J. Zhao and D. Chen, "A Novel High Step-Up Quasi-Z-source DC-DC Converter with Coupled-inductor and Switched-Capacitor Techniques," in 2021 IEEE 12th Energy Conversion Congress & Exposition - Asia (ECCE-Asia), 2021, pp. 2181–2186, doi: 10.1109/ECCE-Asia49820.2021.9479382.
- [17] R. Rahimi, S. Habibi, P. Shamsi, and M. Ferdowsi, "A Three-Winding Coupled Inductor-Based Dual-Switch High Step-Up DC-DC Converter for Photovoltaic Systems," *IEEE J. Emerg. Sel. Top. Ind. Electron.*, p. 1, 2022, doi: 10.1109/JESTIE.2022.3151554.