

ABSTRACT

Title of Dissertation: ULTRA-THIN ON-CHIP ALD LiPON AS
SOLID-STATE ELECTROLYTE FOR HIGH
ENERGY AND HIGH FREQUENCY
CAPACITOR APPLICATIONS

KUNAL AHUJA
Doctor of Philosophy, 2022

Dissertation directed by: Professor F. Patrick McCluskey
Department of Mechanical Engineering

Professor Gary Rubloff
Department of Material Science and Engineering

Liquid electrolytes dominate the supercapacitor market due to their high ionic conductivity leading to high energy and power density metrics. However, with the increase in demand for portable and implantable consumer electronics, all solid-state supercapacitor systems with high safety are an attractive option from both application perspectives and their similar charge storage mechanism. For solid state ionic capacitors, there remains significant room for innovation to increase the ionic conductivity and capacitor architecture to enhance the performance of these devices. Nano-structuring along with advanced manufacturing techniques such as atomic layer deposition (ALD) are powerful tools to augment the performance metrics of these all-solid-state capacitors that can compete with state-of-the-art liquid electrolyte-based supercapacitors. This dissertation has two primary objectives; 1) Study the behavior of polymorphs of ALD LiPON as

a capacitor material and 2) Enhance the performance metrics using advanced materials and 3D nanostructuring for improved energy storage and high-frequency applications.

In this work, ALD LiPON-based solid state capacitors are fabricated with a gold current collector to study the behavior of the solid electrolyte. LiPON shows a dual energy storage behavior, in low frequency (<10 kHz), LiPON shows an ionic behavior with electric double layer type energy storage, beyond this frequency, LiPON shows an electrostatic behavior with a dielectric constant of 14. The capacitor stack's thin film structure and dual frequency behavior allow for extended frequency operation of these capacitors (100 Hz to 2000 MHz). Next, LiPON's energy storage metrics are enhanced by pseudocapacitive energy storage behavior and increased surface area using ALD oxy-TiN. Finally, new fabrication techniques and ALD recipes are developed and optimized for integration into 3D templates. For fabrication of these capacitors, the material's chemistry is analyzed, and ALD techniques are developed for deposition of electrode/electrolyte materials and current collectors into the 3D nanostructures. The intermixing during the ALD processes is studied to understand the behavior and reliability of these thin films. This work highlights LiPON characteristics as a capacitor material for high-energy and high-frequency applications. Though incomplete, we discuss progress towards the development of all ALD solid-state 3D supercapacitors that can compete against state-of-the-art capacitors available in the market.

ULTRA-THIN ON-CHIP ALD LIPON CAPACITORS FOR HIGH ENERGY AND HIGH
FREQUENCY APPLICATIONS

by

Kunal Ahuja

Dissertation submitted to the Faculty of the Graduate School of the
University of Maryland, College Park, in partial fulfillment
of the requirements for the degree of
Doctor of Philosophy
2022

Advisory Committee:

Professor, F. Patrick McCluskey, Chair

Professor, Gary W. Rubloff, Co-Chair

Professor, Sang Bok Lee (Dean's Representative)

Professor, Peter Sandborn

Professor, Aris Christou

Professor, Hugh Bruck

Associate Research Scientist, Keith Gregorczyk

© Copyright by
Kunal Ahuja
2022

Dedication

To my parents, sister, and grandmom.

Acknowledgements

First and foremost, I want to express my sincere gratitude to my advisors, Prof. Patrick McCluskey and Prof. Gary Rubloff, for giving me the opportunity to work with them at CALCE and ANSLab, respectively. Their thorough guidance, deep understanding and invaluable advice helped steer my research positively. I am also grateful to Dr. Keith Gregorczyk for introducing me to the nano-materials world with his never-ending motivation and technical expertise. I would also like to extend my gratitude to Dr. Alex and Dr. David, for further technical guidance in molding my research profile. Altogether, I have been fortunate enough to work at the CALCE and ANSLab for providing me the best technical and social exposure along with long-lasting memories with all the people with whom I have worked. I also sincerely acknowledge the technical inputs and advice from my committee members towards my research.

I am also thankful to my colleagues –Blake, Nam, Victoria, Daniela for creating an every-day healthy environment in the lab, instilled with sense of humor and technical learnings. Besides this, I am also indebted to my best friend of more than ten years, Gargi Kailkhura and Veeresh Ayyagari, for having my back in all my endeavors, starting from our undergrad days to the present. From sharing same undergrad classes to graduating together with Ph.Ds at the same university, all three of us have shared a common research and personal journey. To add to my family of friends, I am thankful to my cat, Stella, whom I found in Dr. McCluskey's lab, for her indispensable love and support.

And not to forget, I am here because of my parents, who ensured the best things for me at every step in my life. Their undying love has given me the strength to face all the challenges. I also appreciate the love and care of my sister, who has been instrumental in my shaping my life since our childhood. Lastly, I thank my grandma for always showering her love towards me.

In the end, I want to thank Murata for the needed financial and technical support which was critical and inevitable during my time at UMD.

Table of Contents

Preface	Error! Bookmark not defined.
Foreword.....	Error! Bookmark not defined.
Dedication.....	ii
Acknowledgements.....	iii
Table of Contents.....	v
List of Tables	vii
List of Figures.....	viii
List of Illustrations.....	Error! Bookmark not defined.
List of Abbreviations	Error! Bookmark not defined.
Chapter 1: Introduction.....	1
1.1 Motivation.....	1
1.2 What are Capacitors?.....	2
1.2.1 Thin Film Solid State Ionic Capacitors.....	3
1.3 Literature Survey: Solid State Electrolyte	4
1.3.1 Polymer Electrolyte	4
1.3.2 Inorganic Solid State Electrolyte	6
1.4 Atomic Layer Deposition of LiPON.....	11
1.5 Dissertation Overview	13
Chapter 2: Experimental Techniques.....	15
2.1 Advanced Nanostructures Laboratory (ANSLab)	15
2.2 Atomic Layer Deposition.....	16
2.3 X-ray Photoelectron Spectroscopy (XPS)	17
2.4 Spectroscopic Ellipsometry	19
2.5 Dry Reactive Ion Etch (DRIE).....	20
2.6 Electrochemical Analysis.....	20
Chapter 3: On-Chip ALD LiPON Solid State Capacitors for High Frequency Application.....	22
3.1 Overview.....	22
3.2 Introduction.....	23
3.3 Experimental Procedure.....	27
3.3.1 Device fabrication.....	27
3.3.2 Device Characterization.....	29
3.4 Results.....	30
3.4.1 Characterization and Metrology of ALD LiPON Processes.....	30
3.4.2 Electrochemical Impedance Spectroscopy	32
3.2.3 Cyclic Voltammetry Comparison	37
3.4.3 Chronoamperometry	39
3.2.5 Stability.....	40
3.5 Application.....	43
3.6 Conclusion	46
Chapter 4: All Solid state ALD LiPON capacitor with TiN and TiO ₂ as Electrode Materials	49

4.1 Introduction.....	49
4.2 ALD TiO ₂ and TiN Asymmetric Capacitors.....	50
4.2.1 ALD TiO ₂ Recipe.....	50
4.2.2 ALD TiN Recipe.....	52
4.2.3 Device fabrication.....	53
4.3 Results: ALD TiO ₂ Asymmetric Capacitors.....	53
4.3.1 Characterization and Metrology of ALD TiO ₂	54
4.3.2 Electrochemical Characterization	55
4.3.3 Dunn’s Analysis.....	61
4.3.4 Performance of TiO ₂ Capacitors	62
4.4 Results: ALD TiN Asymmetric Capacitors	64
4.4.1 Characterization and Metrology of ALD TiO ₂	64
4.4.2 Electrochemical Characterization	67
4.4.3 Stability of TiN capacitors.....	69
4.4.4 Performance of TiN Capacitors	70
4.5 Conclusion	71
Chapter 5: Towards Integration with On-wafer 3D Substrates	73
5.1 Why 3D?.....	73
5.2 Anodic Aluminum Oxide UMD	75
5.2.3 AAO Manufacturing UMD.....	75
5.2.3 AAO Architecture.....	76
5.3 Process Modification for Full ALD stack development	77
5.4 Etching: ToF-SIMS.....	80
5.5 XPS Depth profile.....	82
5.6 Etch at FABLAB UMD	85
5.7 Integration into 3D AAO pores for High Energy Density.....	90
5.8 Conclusion	96
Chapter 6: Conclusion and Future work.....	98
6.1 Conclusion	98
6.2 Future Work	101
Appendices.....	Error! Bookmark not defined.
Glossary	Error! Bookmark not defined.
Bibliography	103

This Table of Contents is automatically generated by MS Word, linked to the Heading formats used within the Chapter text.

List of Tables

Table 1: Gel polymer electrolyte used in supercapacitors	6
Table 2: Inorganic SSE and their ionic conductivity	7
Table 3: Inorganic SSE for supercapacitors.....	8
Table 4: ALD parameters for different polymorphs of LiPON	13
Table 5: ALD TiO ₂ recipes	51
Table 6: Ion milling etch at FABLAB UMD, process parameters and etch rate.....	86

List of Figures

Figure 1: Supercapacitors based on charge storage, EDLC and Pseudocapacitance....	2
Figure 2: 3D structuring to enhance energy and power density metrics.....	4
Figure 3:P Schematic diagrams of (a) a dry solid polymer electrolyte (b) gel polymer electrolyte, and (c) a polyelectrolyte.....	5
Figure 4: Reaction Scheme of ALD Aluminum Oxide process	10
Figure 5: (a) Phase diagram showing LiPON compositions in the $\text{Li}_x\text{PO}_y\text{N}_z$ space. (b) Possible N binding environments in LiPON structures. Na is apical N, Nd is doubly coordinated N, Nt is triply coordinated N. Color code: N (blue), O (red), P (gray). From Lacivita.....	12
Figure 6: Schematic of ANSLab equipment used to fabricate, characterize, and evaluate materials in this dissertation	16
Figure 7: Fiji-F200 ALD Reactor (Mario) in ANSLab. Mario is equipped with in-line mass spectrometry sampling and in-operando spectroscopic ellipsometry. ALD films can be transferred directly to a surface analysis system for XPS through the RTTA UHV transfer cham.....	17
Figure 8: Kratos Ultra DLD surface analysis system in ANSLab used for XPS measurements.....	19
Figure 9: (a) Biologic VSP potentiostat (b) LiPON SSE undergoing electrochemical testing.....	21
Figure 10: (a) Sample holder (b) Shadow mask for ALD (c) Shadow mask for top contacts	27
Figure 11: Thermal LiPON XPS spectra high resolution scan (a) Li 1s (b) P 2p (c) O 1s (d) N 1s.....	30
Figure 12: Plasma LiPON XPS spectra high resolution scan (a) Li 1s (b) P 2p (c) O 1s (d) N 1s	31
Figure 13: FIB-SEM cross-section of (a) Thermal LiPON (b) Plasma LiPON.....	32
Figure 14: (a) Nyquist plot comparison between tLiPON and pLiPON (b) Capacitance and Phase Angle as a function of frequency (tLiPON) (e) Capacitance and Phase Angle as a function of frequency (pLiPON) (d) Imaginary Capacitance as a function of frequency (thermal)	34
Figure 15: CVs (a) tLiPON at low scan rate (b) tLiPON at high scan rate (c) pLiPON at low scan rate (b) pLiPON at high scan rate	38
Figure 16: Leakage Current under 2V DC bias (a) Thermal LiPON (b) Plasma LiPON	39
Figure 17: (a) GCD for 10000 cycles (b) Nyquist plot at different applied potential (c) Phase angle as a function of frequency at different applied potential	40
Figure 18: Ragone Plot	42
Figure 19: Capacitor impedance circuit with wired connection (a) LiPON EDLC at 35°C (b) LiPON EDLC at 55°C (d) Typical MLCC	43
Figure 20: Comparison of impedance spectra of LiPON capacitors with state of the art MLCCs	45
Figure 21: Asymmetric Capacitor Stack (a) FIB-SEM image with cartoon (b) picture of fabricated asymmetric capacitor.....	54
Figure 22: XPS of TiO ₂ (a) Survey Spectra (b) high resolution O 1s (c) high resolution Ti 2p (d) high resolution C 1s.....	55

Figure 23: Characterization of asymmetric capacitor (a) CVs 0-1V to 0-4V at 500mV/s.....	57
Figure 24: Characterization of asymmetric capacitor (a) CVs 0-3V at 500mV/s (b) CV between -2V to 3V at 500mV/s (c) 10000 charge discharge cycles (d)100 CV cycles post 10k charge discharge cycles.....	58
Figure 25: Asymmetric Capacitor (a) CV comparison at 25C and 60C (b) Dunn's analysis at 60C, 500mV/s	61
Figure 26: Ragone plot showing a comparison to current state of the art 2D and 3D capacitors	63
Figure 27: High resolution XPS scan for ALD TiN (a) Ti 2p (b) N 1s (c) O 1s (d) C 1s.....	65
Figure 28: (a) Sketch of the asymmetric stack (b) Picture of the capacitor.....	66
Figure 29: (a) CVs with TiN and Au as WE (b)Nyquist plot before and after applying 2V (c) CVs done at different voltage window (d) CVs at low scan rate with TiN as WE (e) Dunn's analysis at 10V/s (f) Comparison between capacitive and diffusion current at different.....	68
Figure 30: (a) GCD at 200uA/cm ² between (0-3)V (b) 500 CV cycles before GCD (c) 1000 CV cycles after GCD	69
Figure 31: (a) GCD at different current density between (0-3)V (b) Comparison of thermal LiPON with gold and TiN electrodes to state of the art solid state electrolyte.....	70
Figure 32: A schematic of the UMD developed 200V Thompson's method process. A stack of materials is deposited by PVD as shown in (A). After which standard photolithography is used to define regions for anodization with a SiO ₂ hard mask. A first anodization is conducted, as shown in (B), where the initial pore formation is random, but aligns at the bottom of the pores. The disordered AAO is then removed, leaving an ordered pattern of divest in the Al layer, as shown in (C). Finally (D), a second anodization is conducted producing well-ordered pores. Post processing is done to widen the pores and remove the WO ₃ plug at the bottom.....	75
Figure 33: Anodized Aluminum Oxide Schematic.....	76
Figure 34: As deposited planar TiN-LiPON-TiN stack cartoon along with original sample	78
Figure 35: XPS Survey and high resolution scan, "On LiPON": (a) Survey Scan (b) N 1s (c) Ti 2p, "On Au": (d) Survey Scan (e) N 1s (f) Ti 2p.....	79
Figure 36: TOF-SIMS etching of top TiO ₂ layer	81
Figure 37: Depth profile to calculate etch rates for TiO ₂ and LiPON.....	83
Figure 38: XPS depth profile (a) Composition percentage of Ti, O and P (b) Composition percentage of TiO ₂ (c) O 1s high resolution scan (d) P 2p high resolution scan	84
Figure 39: Etch at FABLAB of TiN sample with a picture of original wafer along with wafer mapping (a) 1 minute etch (b) 8 minutes etch	87
Figure 40: High resolution XPS characterization before etch and after 5 minutes of etch (a) Ti 2p (b) O 1s (c) Li 1s (d) P 2p	89
Figure 41: CVs at scan rates form 1 V/s to 10V/s (a) Al as WE (b) Au as WE	90
Figure 42: ALD process flow of complete capacitor stack in 3D (a) SEM image of AAO before deposition (b) Schematic after bottom TiN electrode deposition (c)	

Schematic after bottom TiO ₂ pseudocapacitive electrode deposition (d) Schematic after solid state electrode	92
Figure 43: A schematic of the fabrication process along with associated SEM cross-sections and EDS. Conformality of the TiN later is shown in (A-C). LiPON conformality is shown and confirmed in (D-E). Finally, the final two layers, TiO ₂ and TiN are deposited and t.....	93
Figure 44: Full stack images after etching (a) 0 minutes (b) 8 minutes (c) 16 minutes (d) 24 minutes	94
Figure 45: : 3D depositions in AAO pores (a) SEM images showing incomplete deposition inside the pores (b) SEM images showing need for optimized recipes	96
Figure 46: Ragone plot showing a comparison of 2D vs 3D LiPON capacitors	98

Chapter 1: Introduction

1.1 Motivation

The move towards miniaturization of electronics and efficient storage of energy is one of the major target for the academic as well as the industrial community of the 21st century. With an increase in usage for emerging technologies such as electric vehicles, biomedical devices, autonomous sensors, and portable electronic devices, the need for efficient electronic circuit have also increased.^{1,2} This growing demand for miniaturization of electronic circuit not only apply to integrated chips but also needs passive technologies which can cater the needs of the superfast transient current response and high energy storage with minimum losses.^{3,4} Capacitors are once such passives which are used in every electronic circuit and has a variety of applications such as power conditioning, noise filtering, signal coupling and decoupling, and energy storage.^{5,6} Supercapacitors in particular are a class of capacitors which have high energy density and are used for energy storage and power condition application. However, a major concern with supercapacitor technology is safety due to the flammability and reactivity of their organic solvents.^{7,8} Also, most of these capacitors with liquid electrolyte either work on DC or limited to low frequency response (<1000 Hz). This limits their application into the wearable and implantable electronics where safety and fast response is of prime concern. All solid state ionic capacitors are viable solution for energy storage based on their safety advantage over liquid electrolytes. Another advantage of solid state ionic capacitor is their high temperature and voltage

stability along with high power density.^{9,10} Beyond their physical and chemical properties, the easy of manufacturing and packaging with growing demand of miniaturization makes them a perfect candidate for next generation supercapacitor devices.

1.2 What are Capacitors?




Figure 1: Supercapacitors based on charge storage, EDLC and Pseudocapacitance¹¹

Capacitors are devices that consist of two or more parallel plates separated by an electronically insulating material called the dielectric/electrolyte. Generally, they store energy through in two ways. First, and most common, is through charge separation between two metal plates in an electric field. Second is through electrochemical surface reactions or intercalation.¹¹⁻¹³ Supercapacitors are devices that have a higher capacitance than the conventional capacitors and are used for applications that require higher energy. Supercapacitors can be divided into two categories based on charge storage mechanisms; electric double-layer capacitors (EDLC) and pseudocapacitors (Figure 1). The EDLC stores charge at an electrode-

electrolyte interface through the adsorption of ions. An electrical double layer is formed at the interface when a voltage bias is applied across an EDLC. The double-layer consists of a stern and diffuse layer. The thickness of these layers depends on the ionic concentration and is on the order of 5-10Å. Charge separation in the stern and diffuse layer leads to a high electric field due to its low thickness and thus energy stored in an EDLC is higher than conventional capacitors. Pseudocapacitors involve fast faradaic reactions and intercalation of ions into an electrode material. This faradaic reaction stores charge in the form of chemical energy, and hence they have a higher capacitance and higher energy densities.

1.2.1 Thin Film Solid State Ionic Capacitors

One of the major advantages of solid state electrolyte is their inherent safety and stability and thus allowing their use in applications such as implantable and wearable electronics. However, a huge challenge preventing their application for next generation energy storage devices is due to their low ionic conductivity and high interfacial impedance. Thin-film processing presents one method to alleviate this concern, where thin layers (<100 nm) do not require high ionic conductivity comparable to the liquid electrolyte (1 mS/cm) and reduce interfacial impedance.¹⁴⁻¹⁷ Another advantage associated with thin film capacitors is their low parasitic inductance and resistance thus allowing for enhanced frequency operation of these capacitors.¹⁸ In spite of thin film configuration, the energy density of the planar solid state ionic

capacitor configuration remains a huge challenge and limits its use to applications with limited energy metrics.




Figure 2: 3D structuring to enhance energy and power density metrics

To enhance the energy and power density of these thin film capacitors, one way is to change the architecture as shown in Figure 2. The 3D structuring enhances the effective area although the footprint area remains constant. The areal enhancement can be quantitatively defined by the area enhancement factor ($AEF = A/A_f$), which represents the ratio of the internal surface area, A , to the footprint area, A_f , of the substrate. However, the standard manufacturing techniques such as sputtering might face conformality problems in 3D architecture.¹⁹ Thus, to enhance the performance of these capacitors it not only requires thin films but advanced manufacturing techniques to enable deposition of these thin films.

1.3 Literature Survey: Solid State Electrolyte

1.3.1 Polymer Electrolyte

Solid-state electrolytes can mainly be classified into polymer electrolytes and inorganic electrolytes. Polymer-based electrolytes are further classified into three basic types, (1) gel-based, (2) solid-state, and (3) polyelectrolyte. A diagram of each can be found in Figure 3 (a-c). Solid-state polymer electrolytes, Figure 3 (a), consist of a polymer and salt mixture, with their ionic conductivity based on the transport of ions inside the polymer matrices while the polyelectrolytes (Figure 3 (c)) have charged polymer chains which are responsible for their ionic conductivity. In contrast, gel polymer electrolytes (Figure 3 (b)) contains a solvent with conducting salt inside the polymer host. Ion transport takes place inside the solvent and hence they have higher ionic conductivity than solid polymer electrolytes. Since gel electrolytes have superior ionic conductivity and high flexibility, they are the most common supercapacitor electrolytes.²⁰⁻²⁴




Figure 3:P Schematic diagrams of (a) a dry solid polymer electrolyte (b) gel polymer electrolyte, and (c) a polyelectrolyte²²

Table 1 shows gel electrolyte supercapacitors with high energy and power density, but a significant drawback of these electrolytes is poor mechanical strength, leading to short circuits and safety issues. Gel polymer electrolytes cannot be operated in a wide temperature range as solvents dry up at extreme temperatures. Also,

miniaturization remains a major issue in gel polymer electrolytes as it is hard to make devices down to nanoscale thickness with high conformality and rigidity. Thus, with safety being a primary concern, polymer gel electrolytes are not suitable for supercapacitor applications which demand high-temperature stability ($>70^{\circ}\text{C}$) along with high mechanical strength at low thicknesses ($<100\text{nm}$).^{25,26}

Table 1: Gel polymer electrolyte used in supercapacitors

Electrolyte	Capacitance	Energy Density	Power Density
PVA/KOH/ $\text{K}_3[\text{Fe}(\text{CN})_6]$ ²⁷	430.95 F/g	57.84 Wh/kg	59.84 kW/kg
PVA/ H_2SO_4 /P-benzenedio] ²⁸	474.29 F/g	10 Wh/kg	1000 W/kg
PVA/ H_3PO_4 / H_2O ²⁹	108 F/cm ³	7.5 Wh/cm ³	2.9 W/cm ³
CMC/ Na_2SO_4 ³⁰	92 F/g	41 Wh/kg	1276 W/kg
PVA/ LiClO_4 ³¹	145 F/g	41 Wh/kg	2.1 kW/kg
PVA/ LiCl ³²	0.52 F/cm ³	0.234 mWh/cm ³	0.133 W/cm ³
PVA/ KOH ³³	4.28 F/cm ³	1.21 mWh/cm ³	13.29 W/cm ³
PMMA/ LiClO_4 ³⁴	270 F/g	9.8 Wh/kg	0.85 kW/kg
PVP/ Na_2SO_4 ³⁵	N/A	24.8 Wh/kg	120 W/kg
PAAK/ KCl ³⁶	72.6 F/g	32.7 Wh/kg	N/A

1.3.2 Inorganic Solid State Electrolyte

Inorganic electrolytes consist of ceramic and oxide materials. A significant advantage of inorganic electrolytes is their high thermal stability, high mechanical strength, and a higher electrochemical stability window. Their ionic conductivities vary widely but are generally considered to be lower than liquid and polymer counterparts. Their high rigidity compared to solid state polymer electrolytes, makes them an excellent material for thin film supercapacitor applications. Unlike polymer gel electrolytes, they don't suffer from problems related to solvent drying and hence reduce packaging cost.^{21,25} Table 2 shows some state-of-the-art inorganic electrolytes with their respective ionic conductivities. These inorganic electrolytes have shown excellent characteristics in battery performance, but their application in capacitors has yet to be studied intensively.

Table 2: Inorganic SSE and their ionic conductivity

Solid Electrolyte	Ionic Conductivity (S/cm)
Perovskite ³⁷⁻³⁹	10^{-4} - 10^{-3}
NASICON ⁴⁰⁻⁴²	10^{-4} - 10^{-3}
Garnet ⁴³⁻⁴⁶	10^{-6} - 10^{-3}
Amorphous $\text{Li}_2\text{S-P}_2\text{S}_5$ ^{47,48}	10^{-4} - 10^{-2}
Thio-LiSiCON ⁴⁹⁻⁵¹	10^{-2}
LiPON ⁵²⁻⁵⁶	10^{-8} - 10^{-5}
Hydride ^{57,58}	10^{-7} - 10^{-2}

Halide ⁵⁹	10^{-8} - 10^{-3}
----------------------	-----------------------

Table 3 shows a brief survey of inorganic SSE for capacitor applications. NASICON-type SE ($\text{Li}_{1.4}\text{Al}_{0.4}\text{Ti}_{1.6}(\text{PO}_4)_3$) (LATP), which have a high ionic conductivity (10^{-4} S/cm) was sandwiched between two nanostructured electrodes which incorporate single-wall carbon nanotubes mixed with LATP.⁶⁰ LATP shows EDLC behavior, and the highest capacitance measured was 11 mF/cm^3 at 0.01Hz. However, a major drawback is that the capacitance reduces drastically with an increase in frequency. At less than 100Hz, the material loses its electric double layer behavior and acts as an electrostatic capacitor with high impedance.

Table 3: Inorganic SSE for supercapacitors

Electrolyte	Electrode	Capacitance	Voltage	Comments
NASICON:LAT P ⁶¹	Au with Carbon coating	0.13 F/cm^2	0.8 V	Porous/dense/porous using carbon to enhance capacitance
NASICON:LAT P ⁶⁰	LATP with CNTs	11 mF/cm^3	0.5 V	Porous dense porous to enhance surface area at the interface
$\text{Li}_2\text{S-P}_2\text{S}_5$ ⁶²	Carbon paper with MWCNTs	8.7 mF/cm^2	0.5 V	Electrolyte formed using heat treatment

0.4LiClO ₄ - 0.6Al ₂ O ₃ ²⁵	LiMn _{1.5} Ni _{0.45} Mg _{0.05} O ₄ , Mn ₂ O ₃ ,MnO	29 F/g	2 V	High temperature stability :150 C
Graphene Oxide ⁶³	Reduced graphene oxide	3 mF/cm ²	1 V	Water trapped inside the graphene oxide serves as ion conductor
LiPON ⁶⁴	Platinum	50 uF/cm ²	3 V	High cycling stability, high voltage window
LiPON ⁶⁵	Cobalt/Cobalt oxide	15 F/cm ³	2 V	High temperature stability 90C

In another work, LATP shows a capacitance of 50 uF/cm² with gold as the current collector, but the capacitance shows a limited voltage stability window of 0.8V, limiting the capacity and hence energy density.⁶¹ Li₂S-P₂S₅, a ceramic, has been investigated as an electrolyte.⁶² The electrolyte is prepared by heat treatment of Li₂S and P₂S₅, and the resulting mixture has an ionic conductivity of 1 mS/cm. The electrolyte shows an EDLC behavior with a high capacitance of 8.7 mF/cm². Also, the capacitor showed a small electrochemical voltage stability window of 0.5V.

Finally, initial studies have investigated lithium phosphorous oxynitride (LiPON) as SSE for supercapacitors. In one study, 140 nm of LiPON was sputtered using Li₃PO₄-Li₂O as the target on platinum electrodes. A high capacitance of 50 uF/cm² was achieved and showed an excellent voltage stability window of up to 3V

between platinum electrodes.⁶⁴ In another study, 20 nm of LiPON was sputtered using a Li_3PO_4 target in a nitrogen atmosphere. The resulting LiPON was sandwiched between Cobalt/Cobalt oxide electrodes and showed a high capacitance and high energy density. The paper also reports the flexibility of LiPON and exhibits stability at high temperature (90°C).⁶⁵ Though sputtered LiPON shows high voltage stability, high-temperature stability, and mechanical stability, a major problem is low energy and power density compared to liquid electrolytes. Also, sputtering possesses conformality problems limiting the growth of SSE into 3D architectures.





Figure 4: Reaction Scheme of ALD Aluminum Oxide process

In contrast, atomic layer deposition (ALD) is a technique that allows deposition of thin film materials from vapor phase. It consists of sequential alternating pulses of gaseous chemical precursors that reacts with the substrate. Each individual gas-surface

reactions make up only part of the materials synthesis. During each reaction, the precursor is allowed to fully react with the substrate surface through a self-limiting process that leaves no more than one monolayer at the surface. Thus, ALD offers precise control of thickness and composition of the material. Along with confirmability and uniformity on 3D surfaces, the remarkable selectivity and superior scalability make it an excellent choice for synthesizing SSE for supercapacitor applications.⁶⁶ One of the most common ALD process is the thermal growth of aluminum oxide using trimethyl aluminum (TMA) and water and the process is shown in Figure 4. The reaction on a substrate with OH termination is described below.⁶⁷



1.4 Atomic Layer Deposition of LiPON




Figure 5: (a) Phase diagram showing LiPON compositions in the $\text{Li}_x\text{PO}_y\text{N}_z$ space. (b) Possible N binding environments in LiPON structures. N_a is apical N, N_d is doubly coordinated N, N_t is triply coordinated N. Color code: N (blue), O (red), P (gray). From Lacivita68

LiPON is an inorganic glassy material commonly used as a thin film solid electrolyte in solid-state batteries (SSBs) with a general formula of $\text{Li}_x\text{PO}_y\text{N}_z$. It was first developed at Oak Ridge National Laboratory via sputtering.⁵² The LiPON structure is based on Li_3PO_4 metaphosphate chain with nitrogen doping which is either doubly (N_d , P-N=P) or triply (N_t , P-N<P) coordinated. Recent molecular dynamic simulation study from Lacivita et al.⁶⁸ suggests nitrogen as singly coordinated or apical nitrogen (N_a , P-N) in the LiPON structure. Due to different nitrogen bridging, many polymorphs of Nitrogen exists as shown in Figure 5 (a). The different nitrogen configurations with phosphate units are shown in Figure 5 (b). The high incorporation of nitrogen into the LiPON film is associated with high ionic conductivity due to decreased electrostatic interactions of the P-O bond and replacement with a covalent P-N bonds.^{69,70}

ALD LiPON was first developed at UMD by the Rubloff group. Since, three ALD LiPON recipes have been developed with different precursors combinations and different growth windows.⁵³⁻⁵⁵ Table 4 shows the deposition of ALD LiPON with different precursors and their respective growth per cycle along with the reported ionic conductivity. In this work, we have studied plasma ALD LiPON and thermal ALD LiPON previously developed by our group.

Table 4: ALD parameters for different polymorphs of LiPON

Chemical Formula	ALD temperature (°C)	Precursor	Growth per cycle (GPC) (Å)	Ionic Conductivity (S/cm)
$\text{Li}_{0.99}\text{PO}_{2.55}\text{N}_{0.30}$ ⁵³	250	LiO'Bu, H ₂ O, TMP	0.7-1.05	3×10^{-7}
$\text{Li}_2\text{PO}_2\text{N}$ ⁵⁴	300	LiO'Bu, DEPA	0.6-0.9	6.51×10^{-7}
LiPON ⁵⁵	300	LiHMD, DEPA	0.7	ND

1.5 Dissertation Overview

In this dissertation, we explore ALD LiPON based solid-state capacitors that can provide high energy density and power density for next-generation applications. Different ALD LiPON polymorphs are investigated with reasonable high ionic conductivity and high-temperature stability for better-performing supercapacitors. Further, the solid electrolyte capacitors are characterized based on their electrochemical

working potential, frequency, and leakage currents to define their application range. Also, the electrochemical stability of solid electrolytes is tested with different electrode materials to expand the energy density of the capacitors using pseudocapacitive behavior. Finally, we investigate and develop ALD recipes, fine tune process parameters and develop etching techniques to fabricate all solid state 3D capacitor.

Chapter 2: Experimental Techniques

2.1 Advanced Nanostructures Laboratory (ANSLab)

ANSLab is one of a kind highly equipped laboratory with state of the art tools for manufacturing, characterizing and testing materials and devices which are air sensitive with a focus of applications related to solid state batteries/supercapacitor and other microelectronic devices. It consists of advanced thin film deposition tools, surface analysis instruments which are coupled using Ar-filled glove box and ultrahigh vacuum chamber. A schematic describing the state of the art tools with their respective position and integration with other equipment is shown in Figure 6. It consists of two ALD reactors, Veeco Fiji F200 which are named as Luigi and Mario respectively. All the thin film depositions done in this thesis mainly for solid electrolyte and capacitor fabrication is done using Luigi. An ultra-high vacuum chamber connects Luigi to the glove box. The glove box is also coupled to the RTTA chamber on the other side which has 8-inch pneumatic gate valves that connects to the evaporation chamber, the Kratos Ultra DLD surface analysis system and the other ALD reactor “Mario”. An advantage of this coupled system is that it allows for testing, fabrication along with surface analysis without air exposure. The RTTA system consist of a robotic arm which can transfer 3-inch wafers for fabrication and testing into different tools attached to it. The glove box is mainly used for transferring samples and precursors from atmosphere into the inert atmosphere and storing them. Another key advantage of glove box is that it has the biologic potentiostat for testing and characterizing materials and microelectronics. Along with this, the glove box has a custom-built evaporator attached

for Li, Na and Mg metal evaporation. These coupled systems along with all the fabrication and characterization tool makes ANSLab a highly advanced research facility at UMD.




Figure 6: Schematic of ANSLab equipment used to fabricate, characterize, and evaluate materials in this dissertation

2.2 Atomic Layer Deposition

In this dissertation, the primary deposition technique used is ALD which allows for growing thin film coatings with high conformality and ultra-high purity. The ALD process parameters varies with different materials and substrates and is defined in each chapter where the reactor is used for depositions. In this research ALD is used to deposit different polymorphs of LiPON, TiN and TiO₂. The Luigi ALD reactor is used for all the depositions and is shown in Figure 7. An advantage of Luigi is that it has an in-operando spectroscopic ellipsometry that allows for thickness control at angstrom scale. This along with coupled glove box and RTTA tool allows for complete analysis of thin film devices.




Figure 7: Fiji-F200 ALD Reactor (Mario) in ANSLab. Mario is equipped with in-line mass spectrometry sampling and in-operando spectroscopic ellipsometry. ALD films can be transferred directly to a surface analysis system for XPS through the RTTA UHV transfer chamber

2.3 X-ray Photoelectron Spectroscopy (XPS)

XPS is one of the most used characterization technique used in this thesis to understand and confirm the chemical structure of the solid state electrolyte and electrodes. One of the key elements of XPS is surface sensitivity which makes it the perfect choice for analyzing the chemical composition of thin films deposited using ALD. Another advantage of our XPS tool is its construction into the ANSLab which allows for characterizing pure ALD films without air exposure.

The XPS works on the photoelectric principal which was first proposed by Einstein in 1922.⁷¹ In this technique, X-rays are irradiated on the sample and the analyzed detects the kineteic energy of electrons which are emitted from the top surface. The binding energy of the emitted electron is calculated using conservation of energy equation as shown in equation below.

$$E_{binding} = h\nu - E_{kinetic} + \phi$$

where, $E_{binding}$ is the binding energy of the excited electron, $h\nu$ is the photon energy, $E_{kinetic}$ is the kinetic energy of the excited electron, and ϕ is the work function of the material. The work function term defines the instrument correction factor and that is different for different working conditions and instruments. The calculated binding energy is then used to analyze the material and their respective oxidation state. This allows for calculating the overall stoichiometry of the thin films along with their bonding structure.

Figure 8 shows the Kratos surface analysis tool that is installed in our lab. Every film was characterized using XPS to analyze their chemical structure to conclude deposition on different substrate material and analyze results. For characterization of ALD films, the films were transferred into the Kratos tool without air exposure. Preventing air exposure is a critical parameter to understand thin films and their interfaces as it allows for accurate material characterization which are air sensitive.



Figure 8: Kratos Ultra DLD surface analysis system in ANSLab used for XPS measurements

2.4 Spectroscopic Ellipsometry

The capacitor fabrication along with process development of each thin film relies on in-operando ellipsometry which is attached to the Luigi tool in ANSLab. Ellipsometry not only allows for thickness measurements but also quantifies process development. The precursor doses and purge time is determined using ellipsometry. It also allows for angstrom level thickness control and thus allows us to deposit thin films with high accuracy and conformality to our specifications.

The ellipsometry analyzed measures the change in polarization of light as it interacts with the surface of the sample. This is correlated to the film thickness using various optical models.⁷² The polarization of light is described by the equation below.

$$\tilde{p} = \frac{\tilde{r}_p}{\tilde{r}_s} = \frac{|\tilde{r}_p|}{|\tilde{r}_s|} e^{i(\delta_p - \delta_s)} = \tan \tan \Psi e^{i\Delta}$$

where r_p and r_s are the Fresnel reflection coefficients for the p- and s- polarized light, respectively. The amplitude ratio (Ψ) and phase difference (Δ) are measured dynamically across the spectral range (200-2000 nm) throughout the deposition process and are correlated to film thickness through optical models. A J.A. Woollam M-2000D spectroscopic ellipsometer was used for *in-operando* and *ex-situ* measurements of samples in this work.

2.5 Dry Reactive Ion Etch (DRIE)


DRIE technique is used to fabricate planar 2D capacitors or 3D capacitors by etching the top current collector. We used an Oxford Plasmalab System 100 too; which is an inductively Coupled plasma (ICP) reactive ion etcher. Though this tool uses a variety of gas for selective etching. In this work we used Ar ion milling and developed our own recipe. We used the plasma along with various flow of Ar ions at different ICP power. The recipe was developed using spectroscopic and XPS analysis. Timed etches were performed to further quantify the etch rates. Chapter 5 discusses the recipe development process in detail.

2.6 Electrochemical Analysis

This research work is highly dependent on electrochemical analysis for evaluating the performance of materials and solid-state capacitors. A biologic VSP was used in this work to test the capacitors in 2D and 2D configuration. A picture of the

biologic VSP along used for electrochemical analysis is shown in figure 2.4(a). Electrochemical tests include electrochemical impedance spectroscopy (EIS), cyclic voltammetry (CV), and galvanostatic capacitor cycling measurements. Figure 9 (b) shows an image of a LiPON capacitor undergoing electrochemical testing on a custom probe station inside the Ar glovebox. It is critical to evaluate such SSEs in the glovebox to avoid air-exposure for precise determination of electrochemical properties.

(a)



(b)




Figure 9: (a) Biologic VSP potentiostat (b) LiPON SSE undergoing electrochemical testing⁷²

The first characterization and one of the most important to evaluate thin films is electrochemical impedance spectroscopy (EIS). This technique measures current response to a sinusoidal low potential AC voltage and calculates the impedance characteristics of the film. The impedance equation is shown below.

$$Z(\omega) = \frac{E}{I} = Z_0 \exp \exp (i\varphi) = Z_0 (\cos\varphi + i\sin\varphi)$$

where Z is the impedance, ω is the frequency, E is the voltage, I is the current, Z_0 is the magnitude, and φ is the phase shift.⁷³ This data is represented in a Nyquist diagram,

which plots the imaginary part of the impedance vs. the real part of the impedance. An equivalent circuit model is used to fit the Nyquist plot to determine the total resistance, from which ionic conductivity and resistance are determined.

Another important technique to understand capacitors electrochemical behavior is cyclic voltammetry (CV). In this technique, the potential between the electrode systems is changed and the current response is measured. The potential vs current response gives a detailed analysis of oxidation and reduction peaks. This helps in defining the capacitor characteristics along with their respective oxidation and reduction state in a particular capacitor setup. The results are used in this work to report the behavior of our on chip characterization and calculating the capacity of these electrochemical capacitors.

Chapter 3: On-Chip ALD LiPON Solid State Capacitors for High Frequency Application

3.1 Overview

Multi-layer ceramic capacitors have been used for high frequency decoupling application due to a lower overall impedance leading to fast current response. However, high parasitic inductance limits the application of these capacitors in ultra-high frequency domain. Thus, MLCCs are placed close to the IC to improve circuit efficiency and reduce inductance. With next generation applications, the demand for frequency range has further increased which not only requires enhanced capacitor material but improved manufacturing techniques to limit the inductive path. Here, we

demonstrate ALD of two different polymorphs of ultra-thin film lithium phosphorus oxynitride (LiPON) as an inorganic solid-state electrolyte (SSE) for on chip capacitors for decoupling application. Both the LiPON capacitors shows an electric double layer behavior with a capacitance of 15 uF/cm^2 and a low leakage current ($<20 \text{ nA/cm}^2$) at 2V. The LiPON shows EDLC behavior up to 10 kHz and beyond this frequency, both the polymorphs show an electrostatic behavior with a high dielectric constant (14). This dual frequency behavior along with low parasitic inductance and on chip integration allows for extended frequency range. Further, integration of these capacitor into 3D nanostructures would enhance the energy density and frequency range beyond state-of-the-art MLCCs.

3.2 Introduction

Capacitors are an indispensable part of electronic circuits, where they are used for a variety of applications, such as, power conditioning, memory, sensors, energy storage, and, more particularly, power spike management.⁷⁴⁻⁷⁷ The increase in demand for portable and wearable electronics has led to an increased use for capacitor devices for power conditioning applications. In order to improve their power-efficiency, ICs embedded into wearable and portable electronics integrate advanced power management (i.e. voltage to frequency scaling) features requiring very stable (few mV of voltage swing) and fast settling of the DC voltage supply. Ensuring this voltage stability, implies smart design of the power distribution network (PDN). A very common approach is to place a decoupling capacitor at no electrical length from the

load, shorting the inductive path that limits the current flowing from the slow and distant battery.^{78,79} During fast current transient on the PDN, resulting from load activity (ex. a wakeup event) the capacitor would be acting as the temporary current supply for few ps~ns, preventing the PDN voltage from swinging. In the AC domain, this would imply a capacitor capable of maintaining a very low PDN impedance (10's of mOhm) over a wide frequency range (DC – 100's of MHz).

The traditional aluminum electrolytic and multi-layer ceramic capacitors (MLCC) have been used for these applications, but a significant problem is their high intrinsic parasitic inductance (i.e. in-operative at fast current transients), bulky volume, rigid shapes, and low energy density.⁸⁰⁻⁸² Thus, they are incompatible with higher frequency application demands that require miniaturization. In contrast, electric double layer capacitors (EDLCs) match the criterion for both compact size and high energy density. EDLCs consist of two electrodes separated by an electrolyte containing mobile ions and stores energy by adsorption of ions on the surface of electrodes.^{12,83} However, due to high impedance and low ionic mobility, EDLCs are limited to low frequency or DC operation.⁸⁴ Hence, there is a significant push towards high performing EDLCs which can compete or surpass the current capacitors available in the market for high frequency applications.

A considerable effort has been made to enhance the performance of these EDLCs for high-frequency applications by changing the electrode/electrolyte materials and structures. Most of these studies have report liquid or polymer electrolytes to enhance the frequency operation of these capacitors.⁸⁴⁻⁸⁹ However, liquid and polymer

electrolytes have low voltage and temperature stability, significantly limiting their application space. Furthermore, liquid electrolytes have leakage issues leading to safety concerns for their application in wearable and implantable electronics. Recent studies have reported the use of all solid state electrolytes for SCs and batteries to reduce the safety issues and increase the application domain.^{65,90-92} Solid-state SCs eliminate hazardous electrolyte leakage problems, expand temperature range, voltage windows, and provide structural stability.^{55,66,93-95} However, the current solid state solid state EDLCs have a large electrolyte thickness along with moderate ionic conductivity, also limiting their use in high frequency applications.

Lithium phosphorus oxynitride (LiPON) has been extensively studied as a solid-state battery electrolyte. It has a high voltage stability up to 5V vs Li/Li⁺ and a high temperature stability up to 300°C.⁹⁶⁻⁹⁸ These same properties have recently garnered interest from the SC community. Sputtered LiPON has been characterized as a EDLC electrolyte by Sallez *et al.* They reported 140 nm of sputtered LiPON between platinum electrodes and showed a high energy density of 0.04 uWh/cm² and a limited cutoff frequency of 1000 Hz.⁹⁹ However, to meet the current state of the art application demands the capacitors require an increase in the cutoff frequency. This can be achieved by (1) increasing the ionic conductivity of the SSE, (2) decreasing the thickness of the electrolyte, and/or (3) integration into ultra-high-aspect ratio structures.^{85,100} Our group showed this previously integrating ultra-thin Al₂O₃ into porous anodic aluminum templates to drastically expand the areal storage capacity of electrostatic capacitors.¹⁰¹ More recently, this same structure-based approach was used to report the first 3D solid-state battery.¹⁰²

ALD allows deposition of thin-film materials into high-aspect ratio nano/microstructures with high conformality. It consists of cyclic and sequential alternating pulses of gaseous precursors. Ideally, during each half-reaction, the precursor reacts in a self-limiting process that leaves no more than one monolayer. Typically, however, reactions are less than ideal and have growth rates below a monolayer. Despite this, ALD offers precise control of the thickness and composition of the material through choice of number of deposition cycles and precursors. The first ALD LiPON was a plasma enhanced process (PEALD) involving sequential pulsing of lithium tert-butoxide (LiOtBu), deionized water, trimethyl phosphate (TMP), and N₂ plasma.⁵³ Since two additional thermal ALD processes have been developed producing different polymorphs of LiPON.⁵⁴

Herein, we report the fabrication and characterization of thin-film ALD LiPON supercapacitors. First, we compare PEALD and thermal ALD LiPON based on their electrochemical stability using cyclic voltammetry and electrochemical impedance spectroscopy. Here, the thermal LiPON shows extended ionic operation up to 10k Hz and cycling stability to 10k cycles. Plasma LiPON shows two states, one in the low-frequency region due to ionic transport, and a high-frequency region above 80k Hz from electrostatic polarization with a high dielectric constant of 13. Finally, we perform impedance simulations of a LiPON capacitor and compare it with MLCCs available in the market. The results demonstrate the suitability of ALD LiPON solid-state electrolytes for wider frequency applications compared to traditional MLCCs.

3.3 Experimental Procedure

3.3.1 Device fabrication

76 mm silicon wafers were oxidized by chemical vapor deposition (Tystar CVD) to create a 500 nm insulating layer of SiO₂. A thin titanium layer (~5 nm) was then deposited on top of the SiO₂ layer by electron beam evaporation (Angstrom NexDep Ebeam evaporator) to act as an adhesion layer for the bottom gold electrode (100 nm), which was also prepared by e-beam evaporation. The wafer was then diced into 1cm × 1cm chips using a dicing saw (Make, model) and cleaned by sonication in baths of acetone, isopropyl alcohol, and H₂O. The chips were then blown dry and heated at 70°C for 12 hours in a convection oven to remove excess water. The diced chips were loaded into a custom-built sample holder (Figure 10 (a)) with shadow mask on top (Figure 10 (b)) and transferred into the ALD reactor for LiPON deposition.




Figure 10: (a) Sample holder (b) Shadow mask for ALD (c) Shadow mask for top contacts

Two ALD (Veeco, Fiji) processes were used to deposit LiPON. First, a thermal process at 350°C (LiPON) was used. Here, lithium tert-butoxide (LiO^tBu) (Sigma,

97%) and diethyl phosphoramidate (DEPA) (Sigma, 98%), were reacted sequentially. The LiO^tBu was loaded into a stainless-steel bubbler which was heated to 150°C. The DEPA was loaded in a stainless-steel cylinder and maintained at 115°C. The base pressure of the ALD reactor was 1×10^{-6} Torr, and the process pressure was maintained at ~200 mTorr by flow of UHP Argon (Airgas, 99.999%). The reaction was carried out with saturated doses of 20s for LiO^tBu and 2s for DEPA followed by 20s and 10s purges after each dose respectively. Details of this process were published previously.⁵⁴

For a second set, a PEALD LiPON (^PLiPON) process was used at 250°C with the same reactor pressure conditions listed above. LiO^tBu (Sigma, 99.7%), deionized H₂O, trimethyl phosphate (TMP) (Sigma, 99.9%), and nitrogen plasma (^PN₂) were used as precursors. The LiO^tBu was loaded into a stainless-steel bubbler which was preheated to 150°C. The H₂O and TMP were loaded into stainless-steel vapor-draw cylinders and were used at room temperature and 70°C respectively. Films were deposited using saturated doses of 20 s for the LiO^t Bu, 0.06 s for the H₂O, and 0.4 s for the TMP with 30 s purges after each dose. The ^PN₂ pulse was carried out for 10s at 40 sccm with a plasma power of 300 W, and a 5s purge step. Details of this process were published previously.⁵³

After deposition, the samples were transferred under vacuum to a glove box and a custom-built shadow mask (Figure 10 (c)) was used to limit and vary the size of the top contact. The samples were then transferred in-vacuum to an evaporation chamber. Finally, a thermal evaporation process was done using a custom effusion cell to deposit the top gold electrode (200 nm).

3.3.2 Device Characterization

Surface characterization was conducted using a vacuum coupled Kratos Ultra DLD X-ray photoelectron spectrometer (XPS). The spectra were collected using monochromatic Al K α radiation at 12kV. Survey spectra were collected using a pass energy of 160 eV in hybrid lens mode with a step size of 1 eV. High-resolution scans were collected at 20 eV using 0.1 eV as the step size. The charge neutralizer was turned on during the data collection using a flood gun with 1A filament current, 1.15 V charge balance, and 1 V filament bias. CasaXPS was used to analyze the data collected from the XPS spectra with a Shirley background. All the spectra were calibrated to C 1s at 284.8 eV.

Scanning electron microscopy (SEM) and focused ion beam (FIB) cross sections were performed using a Tescan GAIA dual SEM/FIB system. FIB cross sections required a two-step cutting and polishing process, using a 30 kV Ga ion beam energy at 500 pA and 50 pA currents for each step, respectively. No protective coating was used on the top surface; the Au top contact provided enough protection for the underlying interfaces.

Electrochemical characterization was performed using a Biologic potentiostat (model) attached to a glove box. Samples were mounted on a custom-made mica glass-ceramic stage with an attached temperature controller for testing.

3.4 Results

3.4.1 Characterization and Metrology of ALD LiPON Processes




Figure 11: Thermal LiPON XPS spectra high resolution scan (a) Li 1s (b) P 2p (c) O 1s (d) N 1s

To quantify the composition of the different ALD LiPON processes, 50 nm of each was deposited on to Au coated Si chips and were characterized by XPS. The high-resolution spectra's of Li 1s, P 2p, O 1s and N 1s are found in Figure 11 (a-d.). The results show a consistent stoichiometry of $\text{Li}_2\text{PO}_2\text{N}$ as seen in our previously published results. In the high-resolution Li 1s spectra, only one state is identified (Figure 11 (a))

which is also observed in a polyphosphazene chain structure. The P 2p high resolution scan also shows a single phase of phosphorus as seen in Figure 11 (b). In contrast, the O 1s and N 1s high resolution spectra has 2 components. In the O 1s spectra (Figure 11 (c)), the low binding energy peak is associated with the polyphosphazene chain whereas the small peak at high binding energy is associated with surface contamination. The N 1s spectra also contains 2 peaks that are associated with double coordinated and triply coordinated N as shown in Figure 11 (d). However, the ratio of triply coordinated to doubly coordinated is too small. Also the ratio of P:N is one, indicating fully nitrogenated polyphosphazene phase, as published previously.^{54,103}




Figure 12: Plasma LiPON XPS spectra high resolution scan (a) Li 1s (b) P 2p (c) O 1s (d) N 1s

The ^pLiPON was characterized identically with the high-resolution spectra and is presented in Figure 12 (a-d). The result shows a stoichiometry of $\text{Li}_{3.47}\text{PO}_{3.43}\text{N}_{0.24}$, with a P:N ratio of 0.24. The high-resolution peaks show a similar component as in thermal LiPON structure. However, the film has lower nitrogen content in the plasma LiPON film. This is due to the difference in nitrogen incorporation process. In thermal LiPON DEPA has a preformed P-N bond whereas in plasma LiPON process nitrogen dosing is done using a plasma step as discussed in the experimental section.

Cross-sections were made by FIB to confirm the thickness of the electrolyte. The results are shown in Figure 13 (a) and 13(b). Here, ~ 50 nm ^tLiPON and ^pLiPON, are respectively witnessed and confirm the electrolyte thickness.




Figure 13: FIB-SEM cross-section of (a) Thermal LiPON (b) Plasma LiPON

3.4.2 Electrochemical Impedance Spectroscopy

The ionic conductivity of the ^tLiPON and ^pLiPON was quantified using electrochemical impedance spectroscopy (EIS), Figure 14 (a-d). The EIS was

conducted from 0.01 Hz to 100k Hz with a sine amplitude of 10mV. Nyquist plots at room temperature are compared and shown in Figure 14 (a). These data were modeled using two constant phase elements one for the high-mid frequency region (CPE1) and the other for the low-frequency region (CPE2). The resistance and diffusion in the high and mid frequency is modelled using a resistor (Ra) and Warburg diffusion (W), respectively. A diagram of the model is shown in the inset of Figure 14 (a). Here, a semicircular arc in the high-frequency region (>10 kHz) is witnessed followed by a non-vertical line in the intermediate frequency region (10 kHz), and a straight line in the low-frequency region (<10k Hz). The semicircular arc is lithium-ion transport in the solid-state electrolyte. The nonvertical line in the mid frequency range is the impedance caused by non-uniform ion transport from the bulk of the solid-state electrolyte (LiPON) to the Au electrode.¹⁰⁴ Finally, the straight line in the low frequency corresponds to the double-layer capacitance formed at the LiPON/Au interface. The ionic conductivity of the film calculated from the model was 5.42×10^{-7} S/cm for ^tLiPON and 6.82×10^{-8} S/cm for ^pLiPON film at room temperature and agrees with previous reported results.




Figure 14: (a) Nyquist plot comparison between $^t\text{LiPON}$ and $^p\text{LiPON}$ (b) Capacitance and Phase Angle as a function of frequency ($^t\text{LiPON}$) (c) Capacitance and Phase Angle as a function of frequency ($^p\text{LiPON}$) (d) Imaginary Capacitance as a function of frequency (thermal)

Frequency dependence of both $^t\text{LiPON}$ and $^p\text{LiPON}$ was analyzed to quantify the capacitive characteristics of the electrolytes. The impedance data from the EIS spectra is used to calculate the real capacitance (C') and imaginary capacitance (C'') as

a function of frequency using eq1, eq2 respectively, with the results shown at 35°C and 55°C in Figure 14 (b) and Figure 14 (c).

$$C' = \frac{-Z''(\omega)}{2\pi f S |Z(\omega)|^2} \quad eq1$$

$$C'' = \frac{-Z'(\omega)}{2\pi f S |Z(\omega)|^2} \quad eq 2$$

where $Z'(\omega)$ and $Z''(\omega)$ is the real and imaginary part of the impedance $Z(\omega)$ whereas, f denotes the frequency and S the active area.

For the ^pLiPON, the capacitance vs. frequency curve shows two plateaus, the first at low frequency region (<1k Hz) and the second at high frequency region (>10k Hz) as seen in Figure 14 (b) (left axis). In the low-frequency region, a capacitance of 8.65uF/cm² at 35°C is measured, decreasing to ~1 uF/cm² at high-frequency. At 55°C, the capacitance value increases to 10.15 uF/cm² at low frequency, but again decreases to ~1 uF/cm² at high frequency. The increase in double layer capacitance in the low frequency region is directly related to the increased ionic conductivity with elevated temperature. The phase angle as a function of frequency is plotted in the same Figure on the right axis. Here, a bell-shaped curve is witnessed. At both, high and low frequency, a phase angle of -82 is seen indicating capacitive behavior. Thus, the low frequency capacitive behavior is attributed to the ionic transport in the solid electrolyte, whereas the high frequency behavior is correlated with electrostatic polarization. Using

equation S2, the dielectric constant calculated from the high-frequency region capacitance is 14.

Figure 14 (c) shows the properties of ⁴LiPON as a function of frequency and temperature. The capacitance was measured to be 8.95 uF/cm² at 35°C, which increases to 15.7 uF/cm² at 55°C. The phase angle as function of frequency is plotted on the right axis in Figure 14 (c). The phase does not show a complete bell shape curve as observed in ⁶LiPON. Similarly, the phase angle at low frequency region is close to -85, implying a double layer behavior of ⁴LiPON. Since the ⁴LiPON has an order-of-magnitude higher ionic conductivity, Figure 14 (c) shows all the same characteristics seen for the ⁶LiPON shifted towards higher frequency, however, the electrostatic behavior of ⁴LiPON at high frequency is beyond the range of our potentiostat.

The relaxation time constant is a critical factor to determine performance in AC applications and defines the minimum time required to discharge the capacitor and maintain more than 50 percent efficiency. The lower value of τ_0 corresponds to the supercapacitor's better rate capability, which helps to eliminate the high order harmonics and thus protect the electronic circuits. To evaluate the relaxation time, the imaginary capacitance was plotted as a function of frequency at two different temperatures, using equation 2, and is shown in Figure 14 (d). The curve shows a typical bell shape, and the cutoff frequency (f_0) corresponds to the peak of the curve. From Figure 14 (d) (right axis), the cutoff frequency for ⁶LiPON at 35°C is 200 Hz and increases to 850 Hz at 55°C. Thus, implying a relaxation time constant ($\tau_0=1/f_0$) of 5 ms at 35°C, which decreases to 1.1 ms at 55°C. The cutoff frequency for ⁴LiPON at

35°C is 1 kHz, increasing to 10 kHz at 55°C (figure 3.5(d) (left axis)). This corresponds to a relaxation time of 1 ms at 35°C and decreases to 0.1 ms at 55°C.

3.2.3 Cyclic Voltammetry Comparison

Cyclic Voltammetry (CV) was conducted from 0-2V at a scan rate ranging from 50 mV/s to 10 V/s. The CV profile for ⁴LiPON at both low scan rates (0.05V/s to 0.5V/s) and high scan rates (1V/s to 10V/s) is shown in Figure 15 (a,b). The CV exhibits a box shape within 0-2V and a capacitance value of 15uF/cm² at 0.05V/s. The box shape is retained up to a scan rate of 10V/s as shown in Figure 15 (b). The capacitance value decreases from 15uF/cm² at 50 mV/s to 9 uF/cm² at 10 V/s. The capacitance value range and the box shape CVs represent the typical double-layer behavior of ⁴LiPON electrolyte. The CV also shows an increased current density near both high and low potential. This increase in current density could be associated with Li⁺ plating on the gold current collectors. A recent study by Put et al. reports LiPON thermal dissociation and reaction with gold at 1.25-1.5V vs. standard hydrogen electrode¹⁰⁵, suggesting Li alloy formation at the gold/LiPON interface.




Figure 15: CVs (a) ^tLiPON at low scan rate (b) ^tLiPON at high scan rate (c) ^pLiPON at low scan rate (d) ^pLiPON at high scan rate

Similarly, CVs for ^pLiPON seen in Figure 15 (c,d), also show a box shape with a slightly higher capacitance value of 18 $\mu\text{F}/\text{cm}^2$ at 0.05 V/s, decreasing to 12.2 $\mu\text{F}/\text{cm}^2$ at 10V/s. As in the thermal case, the high current density observed at low potential decreases with increasing scan rate. This decrease is ascribed to decreased kinetics at high scan rates leading to a decrease in alloy formation. Minor differences in the CVs are related to differences in the ionic conductivities and slight differences in the thicknesses of the devices. Otherwise, these data are in good agreement. The capacitance value and the box shape CVs represent the typical double-layer behavior

of both ^tLiPON and ^pLiPON electrolyte. The double-layer formed at the Au/LiPON interface is due to Li⁺ migration towards the lower potential gold electrode and vacancies to high potential.^{106,107} A box shape is observed at scan rates up to 10V/s, implying the ionic capacity retention of both the electrolytes at high scan rates.

3.4.3 Chronoamperometry




Figure 16: Leakage Current under 2V DC bias (a) Thermal LiPON (b) Plasma LiPON

To quantify the DC leakage current chronoamperometry was conducted and the results are displayed in Figure 16 (a,b). A 2V DC bias was applied across the capacitor and the current as a function of time was measured. The leakage current was then calculated as the average value of the last 10 seconds measured as shown in the inset. The leakage current measured for ^tLiPON is ~20 nA/cm² and for ^pLiPON ~18 nA/cm². These results confirm that the increased current density observed in the CVs (Figure

15) at both high and low potential is due to a faradic reaction at the interface and not electronic leakage.

3.2.5 Stability




Figure 17: (a) GCD for 10000 cycles (b) Nyquist plot at different applied potential (c) Phase angle as a function of frequency at different applied potential

Galvanostatic charge-discharge (GCD) was conducted at $50\text{ mA}/\text{cm}^2$ from 0-2V for 10k cycles. The capacitance as a function of cycle number was plotted and is shown in Figure 17 (a). The capacitance in the first cycle is $11.95\text{ uF}/\text{cm}^2$ and it increases to $13.88\text{ uF}/\text{cm}^2$ after 10000 cycles. The increase in capacitance observed during cycling is due to a faradic reaction at the LiPON/Au interface and is also observed during CV cycling from 0-2V. The charge-discharge time for the first and the 10000th GCD cycle is compared and shown in inset of Figure 17 (a). The time to charge the capacitor in the first cycle is 0.5s and it increases to 0.6s in the last cycle. A similar trend was observed for discharge time, where the discharge time increased to 0.6s from 0.5s after 10000 cycles. This increase in charge discharge time is most likely due to degradation of the interface due to Li alloying.

The alloy formation observed during CVs and GCD was further quantified by varying the potential during EIS which was conducted from 0.01 Hz to 100 kHz at a sine amplitude of 10 mV and at potentials ranging from 0.5 to 2V. After each measurement, the capacitor was discharged using a load resistor. The Nyquist plot is shown in Figure 17 (b). The plot can be divided into two main regions, a high-frequency region showing the semicircular arc (inset, Figure 17 (a)) and a low-frequency region showing the double layer behavior. In the high-frequency region, the semicircular arc remains constant for all applied voltages, signifying that the ionic conductivity remains unchanged. A second semicircular region is observed in the low-frequency region for all the applied potentials. The radius of the observed semicircular arc reduces with increased potential signifying an increased impedance. This increase in real impedance corresponds to Li^+ alloying on the gold electrode. The phase angle was plotted as a function of frequency from the impedance data as shown in Figure 17 (c). The high frequency phase angle remains constant, implying that the ionic conductivity is unaltered. At low frequency (<100 Hz), the phase angle shift from -86 to -78 further confirming an alloy reaction.




Figure 18: Ragone Plot comparing state of the art solid state supercapacitors

The performance of our ⁴LiPON supercapacitors was analyzed by calculating the energy and power density, with comparison shown in Figure 18. The maximum energy density reported for the symmetric stack is 0.0056 uWh/cm² with a power density of 5000 uW/cm². The energy density reported is among the top state-of-the-art all solid-state supercapacitors. Some works have reported 3D architecture allowing enhanced energy storage as shown in Figure 18. The performance of our planar work can be enhanced by a factor of 150-250 by deposition into 3D nanostructures [cite]. These results will substantially enhance the energy and power density (figure 3.9(3D projection)) to meet the current energy density demands for portable and wearable electronics.

3.5 Application

Traditionally, MLCCs are used for decoupling applications but due to their higher parasitic inductance they possess a challenge in ultra-high frequency applications. The high parasitic inductance is not only due to their bulky size but their placement on the PCB board adds to the inductance of the system. On the other hand, our LiPON capacitors have low parasitic inductance, this is due to several reasons. First, it allows for on chip integration, thus reducing the wiring length leading to lower overall impedance. Secondly, ALD allows for thin film deposition (<10nm) of electrode system which further reduces the inductance of these capacitors. Finally, integration of these capacitors using ALD into 3D nanopores will further reduce the overall impedance due to the parallel structure of AAO pores. This makes ALD LiPON capacitors an ideal choice for ultra-high frequency applications.




Figure 19: Capacitor impedance circuit with wired connection (a) LiPON EDLC at 35°C (b) LiPON EDLC at 55°C (c) Typical MLCC

Another advantage of ALD LiPON capacitor is its dual frequency behavior. The capacitor shows electrostatic behavior in the high frequency region but also shows a faradaic behavior in the low frequency region. This dual frequency behavior allows for higher energy storage and wider frequency application as compared to MLCCs. However, in the low frequency region the overall impedance of LiPON is high due high ionic resistance. To further understand the advantage of dual frequency behavior of the LiPON capacitor, impedance behavior of the capacitor is modelled in LT spice at 1A step response and compared to a typical MLCC available in the market. The target impedance for decoupling application is 200 mOhm. The circuit used for analysis is shown in Figure 19 (a-c). An optimistic 3D case for LiPON capacitor with thin film and increased ionic conductivity is considered. The 3D on chip integration allows for low parasitic values whereas thin film and improved ionic conductivity adds to reduce the ionic resistance in the low frequency region. Increasing temperature further increases the ionic conductivity as seen in our LiPON MIM structure. Based on these conditions, the 3D LiPON capacitor circuit consist of a high frequency electrostatic capacitor (1 uF) in parallel with a combination of low frequency ionic capacitor (30 uF) in series with ionic resistance as shown in Figure 19 (a,b). The ionic resistance simulated for the optimistic case is assumed to be 1 Ohm at 35°C and 300 mOhm at 55°C. The calculations for ionic resistance are based on an optimistic ionic conductivity of $1\mu\text{S}/\text{cm}^2$ and thickness of 20 nm of the solid electrolyte. The standard ESR and ESL of the capacitor are 17 mOhm and 3 pH respectively considering on chip integration and thin film electrode structure (10 nm). For the MLCC, standard capacitance is 30 uF, ESR is 2 mOhm and a high ESL of 180 pH. The high ESL is due to the bulky size

of MLCCs. The wire resistance and wire inductance in both the circuits are 10 mOhm and 20 pH respectively. However, MLCC do not have an advantage of on chip integration and thus it adds additional resistance and inductance path compared to on chip LiPON capacitors (Figure 19 (c)). This is accounted in the circuit by adding additional ESR (5 Ohm) and ESL (0.5 nH). The simulated results at 35°C and 55°C are shown in Figure 20. The results shows that the target impedance value for an MLCC is achieved between 50 kHz to 40 MHz (Figure 20, blue curve). For LiPON capacitor at 35°C, the target impedance value is achieved in between 1 MHz to 5000 MHz as shown in Figure 20 (orange curve). At 55°C, the frequency ranges from 50 KHz to 5000 MHz as shown in figure 3.11 (green curve).




Figure 20: Comparison of impedance spectra of LiPON capacitors with state-of-the-art MLCCs

MLCCs show an excellent behavior at low frequency domain due to lower or negligible series resistance. At high frequency, the impedance increases due to high

parasitic inductance which limits its application to 40 MHz. However, LiPON capacitors shows an extended frequency domain to 1000 MHz at both the temperatures. This is due to the low parasitic inductance and dual frequency behavior (ionic and electrostatic) thereby expanding the frequency range for decoupling application. The LiPON capacitor at 55C shows a wider frequency range as compared to the LiPON at 35C. This is due to higher ionic conductivity and thus shifting the lower frequency cutoff from 1 MHz to 50 KHz. However, to achieve these desired results for EDLCs, the ionic resistance should be decreased in comparison to the 50 nm case studied. This can be achieved by decreasing the solid-state electrolyte thickness from 50 nm to 10-15 nm. Decreasing the thickness leads to lower ion migration path thus leading to fast current response at low frequency. Another way is by increasing the ionic conductivity to 1 uS/cm^2 , similar to NASCOIN type solid electrolytes. This can be achieved by modification of the current LiPON structure by adding some additives to increase the ionic conductivity. Increasing temperature also decreases the resistive path for the ions and thus allows them to move freely inside the solid matrix. Also, 3D configuration has been used to decrease the resistive path per unit footprint area. Thus, ALD plays a major role in capacitor fabrication as it allows for both decrease in thickness and deposition into 3D configuration. Further, improving the process parameters to desired values will lead to a new class of capacitors that can cater a wider application window with an advantage of on chip integration.

3.6 Conclusion

In this work, we have successfully demonstrated for the first time ALD inorganic solid-state electrolyte showing ionic capacitance. Two capacitor stacks with polymorphs of ultra-thin ALD LiPON (thermal and plasma) were studied. Their electrochemical characterization confirmed electric double layer behavior. The capacitor stack with ^pLiPON clearly shows benefits in two frequency regimes - one below 900 Hz and one above 80 kHz, as can be seen in Figure 1(d). The LiPON electrolyte enhances capacitance below 900 Hz while its electrostatic behavior retains high capacitance at ultra-high-frequency (>80 kHz), in part due to LiPON's high dielectric constant (13). This dual state energy storage behavior opens up a large potential application window for the ^pLiPON supercapacitors. A similar behavior was observed for the ^tLiPON capacitors, where the ionic behavior was observed up to 10 kHz frequency at 55°C and a low leakage current (<20nA/cm²). These results highlight the potential advantage of polymorphs of ALD LiPON as a capacitor electrolyte with high temperature stability along with high frequency applications due to ultra-low thicknesses and on chip integration.

Further, improving the ionic conductivity and decreasing the thickness will increase the frequency limit of these capacitors. Fabrication of the LiPON capacitors into 3D nanostructures would reduce the impedance and further enhance the capability of these capacitors into ultra-high frequency to compete or surpass the state-of-the-art MLCCs available in the market. An energy density of 0.005 uWh/cm² was measured and a high cyclic stability (>10k cycles) with a significant potential window (2V) was also demonstrated. These results show the stability and process compatibility of ALD LiPON thin films. These advantages of ALD LiPON could be used to grow thin

conformal films into 3D architecture that would increase the energy and power density by a factor of 250. The AAO structure design enhances the capacitance but reduces the overall parasitic inductance and resistance. Thus, the state of art capacitor architecture along with ALD allows for superior performing capacitors. Also, using ALD's process capability with silicon manufacturing gives the electrolyte an edge over the current technology. In future, ALD TiN can be used as current collectors to allow the deposition of full stacks into 3D structures, thus enabling the solid-state inorganic electrolytes to also achieve the high energy demands of the growing electronics market.

Chapter 4: All Solid state ALD LiPON capacitor with TiN and TiO₂ as Electrode Materials

4.1 Introduction

The miniaturization and increased consumption of electronics has led to high demand for energy storage devices. Capacitors and batteries are among the current energy storage technology being widely used. In particular, capacitors are ubiquitous in modern society; used in everything from car components to portable electronics.^{1,108,109} Capacitors are used for 1) power conditioning to filter out input signal, 2) memory devices to store information as bits, 3) sensors to detect humidity and pressure, 4) energy storage to deliver energy during power spikes, etc. Due to such wide applications and high demand, the global market for capacitors is predicted to increase by 100 million dollars by end of 2030.^{110,111} Generally speaking, capacitors have high power density and long charge-discharge cycle life as compared to a battery.¹¹² This allows capacitors to be used as an energy storage device in the next generation portable and implantable electronics where there is a demand for energy to be delivered quickly for multiple cycles. However, a major challenge to the current capacitor technology is limited energy density and thus requires multiple devices to increase the overall storage capacity. With next-generation applications requiring less footprint area and higher energy density, there is a need to improve these energy storage devices to achieve higher overall performance. Capacitors, exemplified by supercapacitors, can provide increased energy density along with high power density for these next generation applications.¹¹³

Chapter 3 results show thermal LiPON as a solid-state electrolyte for EDLCs with superior electrochemical stability and high cutoff frequency. With new generation applications requiring high energy density, we test the thermal LiPON electrolyte with different electrode materials. For this work, TiO₂ is used as an electrode material for Li-ion energy storage as it has shown high energy storage capacity along with high cyclic life.^{114–116} Titanium Nitride (TiN) also has oxygen contamination in form of nano dimensional TiOx,¹¹⁷ we first study TiO₂ and subsequently TiN as an electrode material for our pseudocapacitors. Also, in this work, we study ALD grown electrode materials as ALD offers precise control of thickness and composition of the material. Along with confirmability and uniformity on 3D surfaces, the remarkable selectivity and superior scalability make it an excellent choice for synthesizing electrodes for thin film supercapacitor applications that can be integrated with semiconductor manufacturing.

4.2 ALD TiO₂ and TiN Asymmetric Capacitors

4.2.1 ALD TiO₂ Recipe

Many ALD TiO₂ recipes have been reported in the literature with titanium isopropoxide (TTIP) and tetrakis(dimethylamido)titanium (TDMAT) being the most common precursors.^{118–122} Both precursors have two main recipes mainly thermal and plasma. With both these precursors, deionized water and oxygen plasma are used as a co-reactant for the thermal and the plasma ALD process respectively. The standard dose and purge time for each precursor and co-reactant is given in Table 5. The dose and purge time may vary depending on the vapor pressure and the reactor conditions.

Substrate temperature also plays a huge role in deciding the dose and the purge conditions for the precursor and the co-reactant. Many studies have reported different dose and purge time for optimizing the recipes.

Table 5: ALD TiO₂ recipes¹²³

	TDMAT Plasma	TDMAT Thermal	TTIP Plasma	TTIP Thermal
Precursor Dose (s)	0.5	1	2	2
Precursor Purge (s)	3	5	6	5
Co-reactant Dose (s)	4	0.15	5	0.15
Co-reactant Purge (s)	2	10	4	20
Substrate Temperature (°C)	270	250	270	250

The selection criteria for TiO₂ recipe in our case was based on ease of ALD process and compatibility with LiPON thin films. Another important criterion was deposition into 3D Nano structures along with process recipe easily tunable for different substrates materials. However, a major problem with plasma enhanced ALD process is conformality into 3D nano structures. Also, integration with chip manufacturing is difficult as the high temperature plasma might destroy or degrade the overall system performance. Thus, thermal TDMAT or thermal TTIP process was considered as the possible recipes for our all-solid-state capacitors but TTIP limits the

potential for large scale uptake due to corrosive nature of by-products. Hence, thermal TDMAT recipe was used in development of our solid-state super capacitors.

The optimized recipe used for TiO₂ deposition is modified for our reactor (Veeco, Fiji) conditions. Tetrakisdimethylamido titanium (TDMA (Ti)) and deionized H₂O were used as precursors. The TDMA (Ti) and water were loaded in stainless steel cylinders and the TDMA (Ti) was heated to 75°C whereas the de-ionized water was kept at room temperature. The base pressure of the ALD reactor was 1×10^{-6} Torr, and the process pressure was maintained at ~200 mTorr by flow of UHP Argon (Airgas, 99.999%). The film was deposited at 250°C with doses of 0.06 s for H₂O and 0.1 s for TDMA(Ti) followed by a 5s purge after each dose.

4.2.2 ALD TiN Recipe

ALD Titanium Nitride (TiN) is deposited using a variety of precursor and co-reactants.^{117,124–128} Titanium chloride is most used precursor for TiN. The process involves a binary reaction between titanium chloride and ammonia. However, the titanium chloride precursors are not optimal choice for our case as it requires high temperatures (400°C) for the deposition. The high temperature also makes it incompatible with a lot of semiconductor manufacturing. Also, the byproduct of the reaction is dangerous for the reactor functioning and large-scale production. The chloride contamination due to incomplete reaction might be another issue that could potentially lead to degradation of TiN and LiPON film properties. Thus, in our study we focus on a thermal TiN process involving a simple reaction between tetrakis (dimethylamido) titanium (TDMAT) and ammonia (NH₃) at 250°C with similar reactor conditions as discussed above.

4.2.3 Device fabrication

76 mm silicon wafers were oxidized by chemical vapor deposition (Tystar CVD) to create a 500 nm insulating layer of SiO₂. A thin titanium layer (~5 nm) was then deposited on top of the SiO₂ layer by electron beam evaporation (Angstrom NexDep Ebeam evaporator) to act as an adhesion layer for the bottom gold electrode (100 nm), which was also prepared by e-beam evaporation. The wafer was then diced into 1cm × 1cm chips using a dicing saw (Make, model) and cleaned by sonication in baths of acetone, isopropyl alcohol, and H₂O. The chips were then blown dry and heated at 70°C for 12 hours in a convection oven to remove excess water. The diced chips were loaded into a custom-built sample holder (Figure 3.1(a)) with shadow mask on top (Figure 3.1(b)) and transferred into the ALD reactor. Recipe discussed in section 4.2.1 and 4.2.2 were then used for TiO₂ and TiN deposition respectively.

After the bottom electrode deposition, thermal LiPON was deposited with similar reactor conditions and recipe as discussed in Section 3.3.1. The samples were then transferred under vacuum to a glove box and a custom-built shadow mask (Figure 10 (c)) was used to limit and vary the size of the top contact. The samples were then transferred in-vacuum to an evaporation chamber. Finally, a thermal evaporation process was done using a custom effusion cell to deposit the top gold electrode (200-400 nm).

4.3 Results: ALD TiO₂ Asymmetric Capacitors

4.3.1 Characterization and Metrology of ALD TiO₂




Figure 21: Asymmetric Capacitor Stack (a) FIB-SEM image with cartoon

An asymmetric capacitor stack (Au/TiO₂/LiPON/Au), with an additional pseudocapacitive layer, was fabricated and is shown in Figure 21. 80 nm of TiO₂ was deposited via ALD recipe described above on a gold chip, and a FIB cross-section was done to confirm the thickness. 50 nm of LiPON was then deposited on top of TiO₂, and the stack was completed by evaporation of Au using a shadow mask.

Before the fabrication of the complete stack, XPS characterization of TiO₂ thin film was done and the survey and high resolution scan are shown in Figure 22 (a,d). The survey scan shown in Figure 22 (a) clearly shows Ti 2p, O 1s and some carbon contamination into the film. The O 1s high resolution spectra (Figure 22 (b)) shows two different oxygen bonding. The 530.3 eV peak corresponds to TiO₂ whereas the peak at 531.1 eV corresponds to the reduced TiO₂ due to surface contamination and reaction with carbon. This is also evident in Ti 2p high resolution scan. Figure 22 (c) shows two different oxidation state of Ti, Ti⁴⁺ and Ti³⁺. The Ti⁴⁺ state at 459 eV corresponds to the TiO₂ whereas the Ti³⁺ state at 457.9 eV corresponds to unreacted TDMAT

with some oxygen contamination or surface reactions. The high-resolution carbon 1s peak (Figure 22 (d) shows high amount of adventitious carbon, along with some oxygen and fluorine contamination at 286.3 eV and 289.1 eV respectively. However, 98 percent of film has Ti^{4+} and O^{2-} giving it an even composition throughout.




Figure 22: XPS of TiO_2 (a) Survey Spectra (b) high resolution O 1s (c) high resolution Ti 2p (d) high resolution C 1s

4.3.2 Electrochemical Characterization

Next, the asymmetric stack was characterized using cyclic voltammetry to understand the lithium-ion insertion into the TiO_2 thin film. CVs were conducted at

0.5V/s from 0-1 V, 0-2 V, 0-3V and 0-4V and the insertion peak was observed in each case. In each voltage window, 5 CV cycles were performed and the first cycle in each voltage window was plotted and is shown in Figure 23. During the first CV from 0-1V (yellow curve), a capacitance of 64 $\mu\text{F}/\text{cm}^2$ was observed, which dropped to 55 $\mu\text{F}/\text{cm}^2$ from 0-2 V. In each subsequent voltage window, the capacitance dropped and at 0-4V (blue curve) the capacitance observed was 17 $\mu\text{F}/\text{cm}^2$. In case of 0-1V, a high current density delithiation peak was observed around 1V. During 0-2V (orange curve), the delithiation peak reaches a plateau but a complete peak is not observed. During 0-3V (green curve) and 0-4V, a clear broad delithiation peak is observed at 1V but the intensity of delithiation peak decreases with increased voltage. Also, the delithiation peak shifted towards lower potential with subsequent cycle and in 0-4V the lithiation peak was observed at 0.86V. In all the cases, no clear insertion peak is observed. The high capacitance observed in 0-1 V is ascribed to Li insertion during the ALD deposition of LiPON on the TiO_2 . The shift in the delithiation peak suggest a change in interface structure which could be due to some irreversible faradic reaction. The decreased intensity of delithiation peak also concludes towards less/no Li ion insertion into the TiO_2 and hence all the delithiation peaks observed is due to prelithiation of TiO_2 during the deposition process.




Figure 23: Characterization of asymmetric capacitor (a) CVs 0-1V to 0-4V at 500mV/s

Hence, to further understand the lithiation and delithiation peak and conclude the relaxed state of the capacitor more tests were conducted. First, an open circuit voltage test was performed with the bottom gold current collector as the working electrode. The OCV observed ranged from -1V to -0.5V, implying some pre-lithiation of the TiO₂ electrode. CVs were performed from 0-3V at a scan rate of 500 mV/s for 100 cycles to test the working limits of the capacitor stack. CVs for cycle 1, cycle 20, and cycle 100 are plotted and are shown in Figure 24 (a). In the first cycle, a capacitance of 48 uF/cm² was observed, dropping to 17.6 uF/cm² after 20 cycles, and at 100 cycles the capacitance reduces to 12.6 uF/cm². A broad de-lithiation peak was observed at 1.35V during the first discharge cycle. An incomplete lithiation peak follows this in between 0-0.8V. In the 20th cycle, no clear lithiation peak was observed and a small intensity delithiation peak was seen at 1.05V. During the 100th cycle, the shape of the CV changes to a more box like shape, with a small de-insertion pseudocapacitive peak

at 0.9V. The high capacitance observed during the first cycle is due to a high discharge current due to pre-lithiation of the TiO₂ during the ALD process.




Figure 24: Characterization of asymmetric capacitor (a) CVs 0-3V at 500mV/s (b) CV between -2V to 3V at 500mV/s (c) 10000 charge discharge cycles (d) 100 CV cycles post 10k charge discharge cycles

To test the complete lithiation peak and relaxed capacitor behavior, CVs with extended voltage windows ranging from (0V to 3V) to (-2V to 3V) were performed at 0.5 V/s. In between (0-3) V, a decreased capacitance was observed with no clear insertion peak. Following this, CVs were performed from -0.5V to 3V, which increased

insertion of Li ions into TiO_2 , leading to increased capacitance. Capacitance increases in subsequent CVs (increased potential window), but no clear insertion peak was observed till -1 V, implying a relaxed state of the capacitor stack was below the applied voltage range. Next, a CV is performed between -2 to 3 V, and a broad insertion peak was observed, ranging from -1.75 V to 0.5 V. When the potential is further increased to 2 V, a reduction peak is observed, corresponding to the Li plating at the bottom gold electrode. Capacitance always increases in the extended negative voltage window, implying no discharge state of the capacitor in the current voltage window. Thus, the capacitor works from -2 to 3 V in a two-electrode system due to reference Au electrodes and the asymmetric stack structure, leading to different relaxation states of the capacitor at different cycles. The capacitor was then tested between -2 to 3 V for nine cycles, as shown in Figure 24 (b). The capacitance decreased from 48 uF/cm^2 to 41 uF/cm^2 . An apparent lithiation and dilatation peak was observed which remains constant in all nine cycles. The decrease in capacitance could be due to the irreversible intercalation of Li ions into the bulk TiO_2 [cite].

Further, the stability of the asymmetric capacitor stack and reversibility of Li-ion chemistry into the TiO_2 was studied using galvanostatic charge-discharge cycles. GCD was performed between -2 to 3 V at 50 mA/cm^2 , and the result is reported in Figure 24 (c). The results show an asymptotic decrease in the capacitance from 32 uF/cm^2 to 28.5 uF/cm^2 in the first 500 cycles, and then the capacitance decreases by 3 uF/cm^2 over the subsequent 10.5k cycles. The initial drop in the capacitance could be ascribed to irreversible Li-ion intercalation into the bulk TiO_2 . Over the entire 11k cycles, only

a drop of 15 percent in capacitance was observed, confirming high Li ions reversibility over an extended period.

GCD was followed by one hundred CV cycles from -2 to 3V at 500mV/s. Figure 24 (d) shows the CV at 1st cycle, 20th cycle and 100th cycle. The CV peaks for all 100 cycles are observed to overlap one another. A delithiation peak at 1V and a broad lithiation peak was observed extending from -1.75V to 0.25V.

Figure 25 (a), shows a comparison between CVs at room temperature and at 60°C. The capacitor was first cycled between -2 to 3V for 10000 cycles at room temperature, followed by a CV at a scan rate of 0.5V/s. Next, the capacitor stack was heated to 60°C, cycled, and then a CV was conducted at similar conditions. The capacitance is observed to increase from 36.6 uF/cm² at 25°C to 46 uF/cm² at 60°C. It was observed that the lithiation and delithiation peak intensity increases, but the capacitance contribution from the rest of the CV curve remains constant. Since the electric double layer and electrostatic effect are limited by area, the increase in capacitance contribution is only from the pseudocapacitive effect. This is attributed to increased ionic conductivity at high temperatures leading to more intercalation of Li ions into TiO₂.




Figure 25: Asymmetric Capacitor (a) CV comparison at 25C and 60C (b) Dunn's analysis at 60C, 500mV/s

4.3.3 Dunn's Analysis

To distinguish bulk intercalation effects from surface capacitive effects CVs at different scan rates were done and are plotted in Figure SX. According to Dunn's analysis the diffusion current (i_d) is proportional to the square root of the scan rate (ν) according to equation (3), and the capacitive current (i_c) is proportional to the scan rate according to the equation (4).¹¹⁵

$$i_d = nFAC^*D^{1/2} \nu^{1/2} \left(\frac{\alpha n F}{RT} \right)^{1/2} \pi^{1/2} \chi(bt) \quad eq(3)$$

where C^* is the surface concentration of the electrode material, R is the transfer coefficient, D is the chemical diffusion coefficient, n is the number of electrons involved in the electrode reaction, A is the surface area of the electrode materials, F is the Faraday constant, T is the temperature, and the function $\chi(bt)$ represents the

normalized current for a totally irreversible system as indicated by the cyclic voltammetry response.¹¹⁵

$$i_c = \nu C_d A \quad eq(4)$$

where C_d is the capacitance

Using the relationships expressed above, the current response at a fixed voltage can be expressed as:

$$i(V) = k_1 \nu + k_2 \nu^{1/2}$$

where $k_1 \nu$ corresponds to the current contribution from surface capacitive effects and $k_2 \nu^{1/2}$ from diffusion-controlled intercalation. Thus, by analyzing k_1 and k_2 at a specific potential, we can quantify the fractional contribution due to these effects. Figure 4.6(b) shows the contribution of diffusion and capacitive current at 60°C. A high diffusion contribution of 41% was observed which is ascribed to Li^+ into the TiO_2 electrode. With increases in scan rate, it was observed that the contribution from Li^+ diffusion decreases and the surface capacitive effect increases. This was due to reduced mobility at higher scan rates and thus leading to an increase in the surface capacitive effects.

4.3.4 Performance of TiO_2 Capacitors




Figure 26: Ragone plot showing a comparison to current state of the art 2D and 3D capacitors

The performance of our t-LiPON supercapacitors was analyzed by calculating the energy and power density. A comparison of the energy and power density is shown in Figure 26. The maximum energy density reported for the symmetric stack is 0.0056 uWh/cm² and a power density of 5000 uW/cm². The energy density of the stack increased by a factor of 10 when the pseudocapacitive electrode was introduced. The maximum energy density reported at 60°C for the asymmetric stack is 0.0512 uWh/cm². The enhanced energy density is a combination of both high capacitance and larger voltage window. The energy density reported is among the top state-of-the-art all solid-state supercapacitors. Some works have reported 3D architecture allowing enhanced energy storage as shown in Figure 26. The performance of our planar work

with pseudocapacitive effects can be enhanced by a factor of 150-250 by deposition into 3D nanostructures.¹⁰¹ These results will substantially enhance the energy and power density (Figure 26 (3D projection)) to meet the current energy density demands for portable and wearable electronics.

4.4 Results: ALD TiN Asymmetric Capacitors

4.4.1 Characterization and Metrology of ALD TiO₂

In an ideal case, ALD is considered as a self-limiting reaction but not all the reactions are self-limiting. Similarly, ALD TiN doesn't exhibit an ideal ALD behavior. Few studies have reported thermal TiN process with carbon contamination due to an incomplete reaction with ammonia. The ammonia is not able to completely remove the dimethyl amino group in TDMAT, thus allowing for carbon contamination.¹¹⁷ This leads to a higher resistance of the TiN film due to high porosity attributed to incomplete reactivity. Thus, it makes it difficult to use ALD TiN as a diffusion barrier. However, this is an advantage in our case as the high porosity and surface contamination leads to high accessible area. The oxygen contamination into the TiN layer also leads to a small thin film of pseudocapacitive TiO₂ in TiN. Hence, in this study we explore the surface contamination and porosity of ALD TiN by XPS quantification and then fabricating planar capacitors with TiN as electrode material. Electrochemical analysis is done to understand the increase in the capacitor performance and finally we compare it to MIM capacitors in Chapter 3 and asymmetric TiO₂ capacitors to understand the increase in performance metrics.




Figure 27: High resolution XPS scan for ALD TiN (a) Ti 2p (b) N 1s (c) O 1s (d) C 1s

First, ALD TiN is deposited on a gold coated Silicon wafer and an XPS quantification is performed. The wafer was air exposed before the XPS quantification. The high resolution Ti 2p, N 1s, O 1s and C 2p are shown in Figure 27 (a,d). The Ti 2p peak shown in Figure 27 (a) clearly shows presence of TiO₂ in the TiN film. The TiO₂ is due to presence of porosity in the TiN film due to the presence of carbon which when air exposed leads to oxygen contamination in the form of TiO₂. The O 1s also confirms the presence of TiO₂ with some side reactions with the nitrogen during the ammonia

purge. The N 1s peak also shows carbon contamination at 399.2 eV. This high binding energy peak corresponds to the unreacted di-methylamino which leads to high porosity films. This is further confirmed in the C 1s peak where the high binding energy peak corresponds to the di-methylamino. These results are in line with the XPS quantification of ALD TiN deposited with similar temperature and precursors. Hence, XPS spectra confirms presence of oxygen contamination and unreacted dimethyl amino group.¹²⁴




Figure 28: (a) Sketch of the asymmetric stack (b) Picture of the capacitor

To further evaluate the characteristics of ALD TiN as electrode material and the impact of non-ideal ALD behavior, a capacitor stack with a thin layer of TiN between the gold current collector and LiPON is deposited. The sketch of the stack with its FIB cross-section is shown in Figure 28 (a,b). LiPON film was then deposited at 350°C on oxy-TiN, and an XPS was conducted to quantify the film composition. The XPS result confirms the stoichiometry of LiPON film as described previously.

4.4.2 Electrochemical Characterization

Electrochemical analysis was done to understand the characteristics of the LiPON-TiN interface. EIS as a function of temperature was performed, and results were similar to the Au-LiPON-Au stack since TiN is electronically conductive. The ionic conductivity of 5.45×10^{-7} S/cm was reported at room temperature, and it increases as a function of temperature. A CV study was conducted to understand the interface phenomena and the reversibility at each electrode interface. The test was performed from 0-2V at a scan rate of 1V/s with TiN(bottom gold electrode) as working electrode (WE), followed by top gold as WE, and a CV again followed it with TiN as working electrode. The capacitance achieved with TiN as WE is 115 μ F/cm², whereas with Au as WE is 16 μ F/cm², the CV. The capacitor showed good reversibility when working electrodes were switched and the capacitance remained constant as seen in Figure 29 (a). The high capacitance achieved with TiN as WE is attributed to the high porosity and interface faradaic/intercalation of Li⁺ ions into the oxy phase of TiN. Post CV, an EIS was conducted to study the electrochemical changes at the interface using the Nyquist plot shown in Figure 29 (b). The arc in the high-frequency region remains constant, suggesting that the ionic conductivity of LiPON is unaltered. The second arc in the low-frequency region is attributed to the interface formed due to a faradic irreversible reaction between Li⁺ ions and oxy-TiN.




Figure 29: (a) CVs with TiN and Au as WE (b) Nyquist plot before and after applying 2V (c) CVs done at different voltage window (d) CVs at low scan rate with TiN as WE (e) Dunn's analysis at 10V/s (f) Comparison between capacitive and diffusion current at different scan rates

Following this, a cyclic voltammetry study was done to define the working limits of the capacitor stack. The CVs were done at different voltage windows ranging from 1V to 3.5 V at a scan rate of 1 V/s. From Figure 29 (c), it is seen that the capacitor with TiN as a working electrode is stable till 3 V. The increase in current density after 3 V could be associated with the breakdown of LiPON at the TiN interface. The CV between 0-2 V showed a single insertion peak at 1V and a delithiation peak at 0.6 V. When the CV was done between 0-3 V, it clearly showed two peaks in the oxidation and reduction state. These two peaks could be associated with two different phases of

TiOx present in TiN. Cyclic voltammetry between (0-3) V at high and low scan rates were done to further analyze these insertion peaks as a function of scan rates. Figure 29 (d) shows the CV curves at a low scan rate. A high capacitance of 124 $\mu\text{F}/\text{cm}^2$ was observed, which dropped to 95 $\mu\text{F}/\text{cm}^2$ at 10 V/s. The insertion peaks could be observed at 10V/s, indicating the retention of pseudocapacitive behavior even at higher scan rates. The CVs at different scan rates were further analyzed using Dunn's analysis, and the results are presented in Figure 29 (e,f). At 0.5 V/s, 22.8 percent diffusion was observed, which dropped to 6.27 percent at 10 V/s. This drop-in diffusion current also explains the drop in capacitance observed at higher scan rates.

4.4.3 Stability of TiN capacitors




Figure 30: (a) GCD at 200 $\mu\text{A}/\text{cm}^2$ between (0-3) V (b) 500 CV cycles before GCD (c) 1000 CV cycles after GCD

The stability of the asymmetric capacitor was tested using galvanostatic charge-discharge done for 10000 cycles at different potential windows. Figure 30 (a) shows the capacitor is stable for 10000 cycles. A high capacity of 0.068 $\mu\text{Ah}/\text{cm}^2$ is observed

when cycled between 0-3V at 200 $\mu\text{A}/\text{cm}^2$. The decrease in the capacitance observed during the cycling could be due to an irreversible reaction at the interface. CVs before and after the cyclic experiments are compared and presented in Figure 30 (b,c) to understand this decrease in capacitance. Partial merging of the two broad oxidation peaks is observed in CV after cycling. This merging could be ascribed to an irreversible reaction during Li insertion at low potential. Also, a single broad insertion peak is observed after cycling due to the crystallization of one phase of TiO_x in TiN . The capacitance remains constant for the 1000 CV cycles after the GCD experiment, implying a stable interface state.

4.4.4 Performance of TiN Capacitors




Figure 31: (a) GCD at different current density between (0-3) V (b) Comparison of thermal LiPON with gold and TiN electrodes to state of the art solid state electrolyte

The performance of the capacitors are evaluated by cycling it between 0-2V and 0-3V with both gold and TiN as WE (Figure 31(a)). With gold electrode, the time to charge the capacitor to 2 V at 125 $\mu\text{A}/\text{cm}^2$ is 0.27 s, whereas TiN is 1.22 s. This increase

in charge-discharge time is due to different charge storage mechanisms. The energy density with Au as WE is 0.0055 uWh/cm², increasing to 0.07 uWh/cm² with TiN as WE. When the capacitor is cycled from 0-3V with TiN as WE, the charge-discharge time increases to 2.4 s. The energy density also increases by order of magnitude to 0.61 uWh/cm². The performance of LiPON is summarized in Figure 31 (b) and compared to all solid-state thin-film capacitors. The performance of our capacitors is among the state-of-the-art solid-state 2D capacitor (blue curve) and in range with 3D in-plane configuration (red curve).

4.5 Conclusion

In this work, we have demonstrated ALD LiPON ionic behavior with two different ALD pseudocapacitive electrodes (TiN and TiO₂). Two different stacks of asymmetric capacitors were fabricated and the material property along with capacitor characteristics were studied. The TiO₂ capacitors shows a high voltage window of 5V and a high temperature stability up to 90°C. The CVs with TiO₂ as the working electrode show a clear delithiation and lithiation peak, implying a pseudocapacitive intercalation behavior. The Dunn's analysis further confirms this behavior of TiO₂ with LiPON. When cycled between 0-4V, no clear lithiation peak is observed in CVs. However, when the capacitors were cycled from -2V to 3V, the capacitor clearly shows both lithiation and delithiation implying a relaxed state of capacitor between -2 to 3V. The capacitance calculated from CV between -2 to 3V is 35 uF/cm² and the capacitor also shows a high stability for 10k cycles. The energy density reported at 60°C is 0.0512 uWh/cm². The energy density is 10 times higher than the planar MIM stack. This is due to higher capacitance and larger voltage window as compared to planar MIM structure.

Thus, TiO₂ acts as an excellent pseudocapacitive electrode material with high cyclic stability with LiPON for high energy density supercapacitors

Next, we also demonstrated TiN as a pseudocapacitive electrode with a high capacitance of 120 uF/cm². The high capacitance observed in the TiN stack is due to two reasons. 1) TiN has contamination in the form of TiO₂ which leads to surface capacitive effects. 2) TiN ALD reaction involves an incomplete reaction between the two precursors leading to porous films. This is due to the dimethyl amino group which leads to high carbon contamination and thus increases the surface area. The energy density reported is 0.2 uWh/cm² and a high voltage stability upto 3V is observed. This energy density is 60 times higher than the planar MIM stack making ALD TiN as an excellent pseudocapacitive material for increasing surface area and thus energy density for all solid state LiPON based capacitors. Further integration of these capacitor stacks into 3D architecture can enhance the energy and power density to compete against state of the art capacitors available in the market.

Chapter 5: Towards Integration with On-wafer 3D Substrates

5.1 Why 3D?

In Chapter 4, LiPON shows excellent pseudo-capacitance with oxy-TiN films, resulting in higher capacitance along with high energy and power density. Despite the attractiveness of SSE, the lower energy density of planar SE capacitors compared to the liquid electrolyte remains a considerable concern. With the ever-increasing demand for energy and power density along with a push towards miniaturization, there is a need for enhanced manufacturing techniques that can allow for high aspect ratio deposition and thus allowing for increased performance of the capacitors. Also, integration with semiconductor manufacturing allows for shortening the interconnection distance thus allowing for lower parasitic losses for the next generation application.

In recent studies, it has been shown that nanoscale 3D structuring provides pathways for high energy storage batteries and capacitors.^{101,102,129–132} The increase in the energy and power density is attributed to the significant increase of internal surface area in a given footprint due to 3D architecture. The areal enhancement can be quantitatively defined by the area enhancement factor ($AEF = A/A_f$), which represents the ratio of the internal surface area, A , to the footprint area, A_f , of the substrate. The realization of conformal 3D capacitors is complex and unreasonable with the traditional capacitor manufacturing techniques. However, conformal thin-film processing opens the doorway for 3D energy storage devices, allowing the fabrication of each supercapacitor component over a high aspect ratio template.

Conformal vapor phase processing such as atomic layer deposition (ALD) allows for the fabrication of large surface area/volume devices, which could allow for energy and power densities to compete with conventional liquid electrolyte electrochemical capacitors. ALD coatings have been used for years in industries for improving interface stability of batteries and manufacturing of complementary metal oxide semiconductor (CMOS) devices. Thin film SSBs give rise to desirable properties such as extended cyclability, low self-discharge rates, precise electrode-electrolyte interface control, and improved safety. ALD is an ideal technique for fabricating such devices due to its ability to grow conformal layers over complex 3D architectures. Banerjee et al used ALD to coat TiN-Al₂O₃-TiN into AAO structures to enhance the capacitance 10-100 times. On similar lines, Pearse et al reported fully conformal 3D solid state batteries where all the active material (SnN_x/LiPON/LiV₂O₅) was deposited into silicon trenches using ALD.¹⁰² Recently, Strambini et al. reported an all-ALD capacitor into silicon trenches with Al₂O₃ and HfAlO_x coatings for enhanced energy and power density. These studies conclude the increased performance of capacitors into this 3D architecture using ALD.

However, the traditional silicon trenches have limited area enhancement factor due to their manufacturing process, thereby limiting the performance of these all-ALD capacitors. Anodic Aluminum Oxide (AAO) structures have shown an area enhancement factor of 250-350 which is much higher than the silicon trenches.¹³³ This architecture enhancement unlocks high performance capacitors. Next, we will study the standard AAO manufacturing process and compare it to the one developed at UMD which will be used for our 3D capacitor manufacturing.

5.2 Anodic Aluminum Oxide UMD

5.2.3 AAO Manufacturing UMD

A schematic of the UMD processes is shown in Figure 32. Starting with an oxidized test wafer, layers of Cu and W are deposited using Ti adhesion layers, as can be seen in Figure 32 (a). The rough Al surface is then electropolished in a perchloric acid and ethanol solution at $<5^{\circ}\text{C}$. Once polished the wafer is masked and regions for anodization are defined, see Figure 32 (a). The anodization is conducted at 200V in phosphoric acid at $<10^{\circ}\text{C}$ and is done in the standard two step fashion, as can be seen in Figure 32 (a) - (d). Pores with diameters from $\sim 200\text{ nm}$ - 450 nm , and with pore lengths varying from $<10\text{ }\mu\text{m}$ to $>50\text{ }\mu\text{m}$ are produced.¹³³




Figure 32: A schematic of the UMD developed 200V Thompson's method process. A stack of materials is deposited by PVD as shown in (A). After which standard photolithography is used to define regions for anodization with a SiO_2 hard mask. A first anodization is conducted, as shown in (B), where the initial pore formation is random, but aligns at the bottom of the pores. The disordered AAO is then removed, leaving an ordered pattern of divest in the Al layer, as shown in (C). Finally (D), a second anodization is conducted producing well-ordered pores. Post processing is done to widen the pores and remove the WO_3 plug at the bottom.¹³³

5.2.3 AAO Architecture

A template of anodized aluminum oxide is shown in Figure 33. It consists of a hexagonally arranged cells where each cell is separated by a cell boundary. Each cell structure has a pore within the cell boundary. These pores run perpendicular to the aluminum substrate in the direction of electric field during the anodization process. The separation between the centers of two cell pores is called the inter pore distance as shown in Figure 33. This distance is directly correlated with anodization voltage during the preparation process. The pore diameter denoted by D_p in Figure 33 is dependent on the anodization temperature and additives in the electrolyte during the manufacturing process.¹³³




Figure 33: Anodized Aluminum Oxide Schematic¹³³

5.3 Process Modification for Full ALD stack development

In order to fabricate the capacitor in 3D AAO substrates, all the capacitor stacks including the current collector should be deposited using ALD. Previously in Chapter 4, asymmetric capacitors with LiPON on top of TiN were fabricated but the top gold contact was evaporated using shadow mask. Hence, an all-ALD planar capacitor was fabricated to study the impact of top TiN on the capacitor stack. Also, ALD involves one precursor molecule interaction with one surface site at a time during the growth process, so it becomes important to have the right nucleation site for the other layers to grow. The order of precursor dose can affect the chemistry and nucleation of the thin film. Thus, to study the growth of top TiN on LiPON, planar symmetric all ALD (Au-TiN-LiPON-TiN-Al) stack was fabricated with the exact same recipe previously used. The full stack cartoon and image are shown in Figure 34. After each layer was deposited, the sample was transferred to the XPS chamber without air exposure to analyze each thin film. The XPS results showed the growth of bottom TiN and then LiPON on top of it. However, the top TiN XPS didn't show any Ti 2p signal or the signal was too low. FIB results also confirmed a missing TiN layer.




Figure 34: As deposited planar TiN-LiPON-TiN stack cartoon along with original sample

Next, to further confirm the growth of the top TiN, another stack like the one shown in figure 34 was developed but without the bottom TiN (Au-LiPON-TiN). To develop the stack, first thermal LiPON was deposited on a 10*10 mm gold chip using a custom-built shadow mask which was 8*8 mm. An XPS was conducted after the deposition of LiPON to characterize the composition of LiPON. Next, TiN was deposited on LiPON using the exact same recipe. XPS was conducted on the samples to confirm the growth of TiN on LiPON. The XPS was also done on the side of the sample on the gold chip which was covered with shadow mask during the deposition. The XPS analysis is shown and compared in Figure 35 (a,f).




Figure 35: XPS Survey and high resolution scan, "On LiPON": (a) Survey Scan (b) N 1s (c) Ti 2p, "On Au": (d) Survey Scan (e) N 1s (f) Ti 2p

First, the XPS was done on top of LiPON after the complete stack deposition. The survey scan shown in Figure 35 (a) shows all the peaks as seen in LiPON with a lot of carbon contamination. No signs of titanium are seen in the survey scan. Though nitrogen peak is present, but it could be due to the nitrogen in LiPON and not from nitrogen in TiN. This was further confirmed using high resolution XPS scan of N 1s and Ti 2p as shown in Figure 35 (b,c). The Nitrogen peak clearly shows two different nitrogen oxidation states. These two states are like the ones seen in thermal LiPON that is associated with double and triple coordinated N in the LiPON structure. The high-resolution Ti 2p scan shows very low signal. This could be associated with TDMAT pulse on the LiPON leading to some titanium contamination. Next, XPS was conducted on the corners of the sample that was covered with shadow mask as shown in Figure 35 (d, inset). The survey scan showed peaks associated with Au 4f, Ti 2p and some

LiPON. All the peaks implies that there is presence of very thin (<10nm) top TiN and LiPON. The high-resolution scan of N 1s (Figure 35 (e)) shows a broad peak which is associate with N in TiN and some part is associated with LiPON. A clear Ti 2p signal is observed in Figure 35 (f) which confirms the presence of TiN on the corners of the Au chip.

These XPS results demonstrate that the TiN cannot grow on top of the LiPON but grows on gold. This implies the importance of nucleation site and order of precursor doses for growth of thin film using ALD. However, to accomplish the growth of LiPON on TiN we could either end the LiPON precursor differently or start the TiN dose with ammonia rather than TDMAT. This would allow for surface modification thus allowing for TDMAT reaction on LiPON. Another approach is to do a chemical modification of the nucleation sight to remove the nucleation barrier. This can be achieved by adding an OH surface group on LiPON or adding another additional layer to change the surface chemistry for growth of TiN. In our case, since we need a pseudocapacitive layer for increased energy density, we designed the new stack with an additional thin film of TiO₂ on LiPON. The TiO₂ deposition starts with a water pulse and purge step which allows for a different nucleating sight. Post TiO₂ deposition, an XPS analysis is conducted which confirms the growth of TiO₂ on LiPON. Next, TiN was deposited using the exact same recipe used previously. An XPS and FIB imaging was done which confirms the growth of TiN with the modified stack.

5.4 Etching: ToF-SIMS

A key step to integration of symmetric capacitor is an etch back step. The top TiN/TiO₂ layer is electronically conductive and thus to isolate each capacitor, an etch

to the LiPON region is needed as shown in Figure 36 (a). It was at this key step that we discovered an intermixed layer is formed between LiPON and TiO_2/TiN . This intermixed layer is roughly ~ 20 nm, which is the target thickness of the final devices. This intermixed layer has drastic effects on the etch step.




Figure 36: TOF-SIMS etching of top TiO_2 layer

We have pursued two methods of etching the top TiN layer. First, based on prior experience, we have used a coupled Ar-ion milling/time-of-flight secondary ion mass spectroscopy (ToF-SIMS). It was expected that the ToF-SIMS could be used as an etch stop by detecting the increase in the Ti signal. It was discovered, however, that the Ti is intermixing into the LiPON layer and lithium, and phosphorus are intermixing in the TiO_x . The results of one of these experiments can be seen in Figure 36 (b). Here we monitored Li, Ti, P, and N. The Li and P, are observed at the start of the etch, whereas the Ti and Li are observed everywhere during the etch process. Thus, we were unable to stop the etch in the thin LiPON region making ToF-SIMS not an ideal choice for our etch step. However, all the ToF SIMS etch concluded an intermixed region.

Thus, to investigate the diffusion we conducted in situ depth profile experiments in the XPS kratos tool in ANSlab.

5.5 XPS Depth profile

With the SIMS and FIB data both indicating an intermixed layer and XPS study. Both Li and Ti are seen all over the SIMS data during the etch, making the etch stop detection hard. Also, this intermixing could lead to degradation of the device performance. Since the length scale of this diffusion is unknown, hence, studying this interdiffusion becomes an important aspect in going forward. To study this critical phenomenon, a depth profile experiment was designed in our Kratos XPS tool. A stack was made as shown in Figure 36 (a).

The first set of experiments is done to establish the etch rate of both TiO_2 and LiPON using the argon-ion milling in the Kratos tool. In this experiment, an XPS survey scan is conducted after every 120 seconds of etching and repeated till we observe a Si peak in the scan. The first scan is done before the etching and, the Ti 2p peak indicates the presence of top TiO_2 . As the etch proceeds, we start seeing the Ti peak reducing, and at 720 seconds into the etch, we start observing P 2p and N 1s peak, indicating the presence of LiPON. Next, the atomic weight percentage of each element is calculated using the area under the survey scan and is plotted in Figure 37. In the first part of the graph, the ratio of Ti 2p to O 1s remains 0.5, indicating TiO_2 . The crossover points between the P 2p and Ti 2p, suggests an interface between TiO_2 and LiPON. The rise in the P peak indicates the presence of LiPON. During this LiPON phase, 5-10 percent Ti is observed, indicating the presence of Ti into LiPON. The

Titanium is seen over the entire length scale of LiPON. As we go further into the etch, the Au peak rises, followed by the bottom Ti, and finally reaching Si.




Figure 37: Depth profile to calculate etch rates for TiO₂ and LiPON

Another depth profile experiment was done to further understand the length scale of intermixing. The first etch was 400 seconds long and then each subsequent etch was 60 seconds. The survey scan shows P and N peak starts showing up at 700 seconds, wherein we can also see a Ti peak. This intermixed layer is continued till 820 seconds, after which the Ti peak starts dropping down. At the end of the etch we do not see any peaks of Au and Si, which indicates that the etch was stopped in the LiPON region. The atomic weight percentage of Ti 2p, O 1s, and P 2p are calculated from the high-resolution scans and are on plotted as a function of etching time in Figure 38 (a). The composition of Ti remains constant until ~700 seconds and then starts dropping over the next few etches. The crossover of P 2p and Ti 2p at 760 seconds represents the interface. This could also be seen from the composition ratio of Ti 2p/O 1s represented in Figure 38 (b). The ratio remains close to 0.5 until ~700 seconds.




Figure 38: XPS depth profile (a) Composition percentage of Ti, O and P (b) Composition percentage of TiO₂ (c) O 1s high resolution scan (d) P 2p high resolution scan

Comparing the high-resolution O 1s and P 2p peaks, the first part of the etch represents the TiO₂ region. Figure 38 (c) shows the O 1s peak having a percentage composition of 65 percent, whereas the P 2p peak represented in Figure 38 (d) has a composition ratio of less than 5 percent. The P 2p peak is at lower binding energy than in LiPON and the composition is less than 5 percent. Also, the O 1s peak is at 529-530 eV binding energy, corresponding to that of oxides.

The next part of the etch, from 700 to 820 seconds, indicates an intermixed layer. From the high-resolution scan of the O 1s peak represented in Figure 38 (c)

middle region, a second O 1s peak at higher binding energy starts to rise, and at 760 seconds into the etch, the peak shifts from lower binding energy corresponding to oxide to higher binding energy as seen in LiPON. Also, the P 1s peak (Figure 38 (d) middle region) is seen at 132.8 eV, and the atomic weight composition increases from 5 percent to 30 percent at 820 seconds. Further into the etch, the lower binding energy O 1s peak starts disappearing, and the P 2p peak at 132.8 eV starts to rise, indicating the LiPON region (Figure 38 (c) top region)). During the etch, the atomic weight composition of O 1s remains constant even though the peak shifts from the oxide phase into the LiPON phase. This could be attributed to the ratio of titanium to oxygen and phosphorus to oxygen is constant.

The conclusion of these experiments is clear. There is an intermixed layer between the TiO₂ layer and the LiPON layer. This layer is approximately ~20 nm thick, which is also the target thickness of the eventual device. This makes in-operando monitoring of the etch difficult. To mitigate this, we have developed an internal process to determine the etch rates of each material using ellipsometry.

5.6 Etch at FABLAB UMD

Due to intermixing of TiO₂ and LiPON, the ToF-SIMS data could not be used as an etch stop for symmetrical capacitors. UMD team moved to the etching in the Oxford chlorine etcher in FABLAB. The tool is used in the ion milling mode and after each etch step, wafer mapping using the ellipsometry tool is done to calculate the average thickness. Average thickness as a function of etch time is plotted to calculate the etch rate. The experiment is done on ALD deposited TiN samples (UMD) at 250

C. The sample description with their respective experimental ICP power condition and calculated etch rates is mentioned in Table 6.

Table 6: Ion milling etch at FABLAB UMD, process parameters and etch rate

	ICP Power (W)	Sample Description	Etch rate (nm/min)
Experiment 1	500	ALD TiN at 250C	0.9294nm/min
Experiment 2	1000	ALD TiN at 250C	3.4695nm/min

At 500 W ICP power, the etch rate is uniform over the entire wafer. The wafer mapping, after first etch and eight minutes into the etch is shown in Figure 39(a,b). The second experiment was done at 1000W ICP power but on a different set of samples. The etch rate at 1000W is higher as compared to 500W. At 1500W, the wafer becomes unstable in the etching tool because of the quick heating of sample, leading to unstable etching condition.




Figure 39: Etch at FABLAB of TiN sample with a picture of original wafer along with wafer mapping (a) 1 minute etch (b) 8 minutes etch

In conclusion, the UMD team has calculated the etch rates at different ICP power for both ALD TiN and TiO₂ samples. The 500W and 1000W etch condition is uniform and stable over the entire etch time. Based on the thickness of the layers, the etch conditions can be changed from 500W to 1000W. For thinner samples (<15-20nm), 500W would lead to precise etching, whereas for faster etching of thick layers (>50nm), 1000W ICP power conditions can be used.

These etch recipe and etch rates were then used for etching a planar sample with TiO₂ and TiN on top of LiPON as shown in Figure 36 (a). The XPS results are shown in Figure 40 (a,d). The Ti 2p, O 1s, Li 1s, and P 2p were chosen as representative of each material and tracked as a function of etch time. Two spectra are shown per element, a control (green) and 5 minutes of etching (blue). The control spectra (no etch) clearly show the presence of TiN with peaks in the Ti spectra at 459.5 eV and 465 eV; notably no Li and very little P are seen. After 5 minutes of etching the Ti peaks decrease to within the noise of the signal. Furthermore, the Li 1s peak begins to show at 56 eV, the O 1s peak shifts to higher energy, and LiPON components Li, O, and P are easily seen, indicating that LiPON has been exposed at the milled surface.




Figure 40: High resolution XPS characterization before etch and after 5 minutes of etch (a) Ti 2p (b) O 1s (c) Li 1s (d) P 2p

The etched samples were then tested in a dot-to-dot configuration, so that any shorting due to conductive surface routes can be eliminated. The electrochemical impedance spectroscopy (EIS) clearly shows a semicircle at high frequency and Warburg tail at low frequency, indicating both ionic activity and electrical isolation. Cyclic voltammetry was conducted while varying which interface was the working electrode. In Figure 41 (a), CVs were conducted from 1-10V/s with TiO₂ as the working electrode. Lithiation/delithiation peaks are clearly seen ~1.5V and ~1V respectively.

When Au is used as the working electrode the CVs take on a much more box like shape with some Au/Li alloying present at low potentials Figure 41 (b).




Figure 41: CVs at scan rates from 1 V/s to 10V/s (a) Al as WE (b) Au as WE

5.7 Integration into 3D AAO pores for High Energy Density

The final stage to achieve high energy and high frequency capacitors is to integrate the thin film deposited on planar substrates into the 3D AAO pores. In our prior work, we have observed that the 2D recipe needs to be modified for deposition into 3D AAO pores. This is due to the small pore diameter (<450nm) and greater pore depth (5-10 μm). This high aspect ratio not only requires more precursor dose (double than 2D) but more wait time between each reactor pulse to increase reaction time. Along with more reaction time, carrier gas flow is increased, and the butterfly valve is closed during each pulse to allow precursor to reach deep down into the pores. The new recipe for 3D substrates was then used to deposit the complete capacitor stack. Figure 42 (a,f) shows the complete process flow of the 3D capacitor fabrication. Before the

first process step, the 3D AAO stack was developed on a 3 inch silicon substrate which was then used for the 3D capacitor fabrication. Figure 42 (a) shows a zoomed in image of the AAO pores with diameter less than 450 nm. The AAO substrate was heated to 250°C for an hour before the bottom TiN deposition. The deposition was done at 250°C for 500 cycles. This was followed by a thin layer of TiO₂ at similar reactor pressure and temperature conditions. After the deposition of bottom current collector and electrode, a thin film of LiPON was deposited at 350°C as shown in Figure 42 (d). Post LiPON deposition, the temperature of the reactor was slowly brought down to 250°C and then step 2 followed by step 1 was repeated for complete ALD capacitor stack. The sample was taken to the load lock under vacuum and cooled. The final deposition step was conducted in FABLAB. A similar shadow mask used before for top contacts was designed but with the exact same size as AAO pores stack. 1 μm of aluminum was evaporated on top which was finally etched for complete capacitor stack as shown in Figure 42 (g).




Figure 42: ALD process flow of complete capacitor stack in 3D (a) SEM image of AAO before deposition (b) Schematic after bottom TiN electrode deposition (c) Schematic after bottom TiO₂ pseudocapacitive electrode deposition (d) Schematic after solid state electrolyte deposition (e) complete ALD capacitor stack (f) capacitor stack with evaporated aluminum as hard mask (g) full stack view after etching

Figure 43 (A-I) show a schematic of the device structure in the first column, cross-sectional SEM image showing the individual layers in the middle column and electron diffraction spectroscopy confirming the presence of all appropriate elements. The depositions begin with TiN, as can be seen in Figure 43 (A-C). After the deposition a piece of the wafer was removed and cross-sectioned, an example of the results are shown in Figure 43 (B). To confirm the presence of the appropriate elements an EDS line scans were conducted. In each case a monitor element was chosen and tracked across the length of the pores. Figure 43 (c) traces the Ti concentration (blue line) confirming its conformality. The LiPON electrolyte is then deposited, as shown in Figure 43 (D). SEM cross-sections, Figure 43 (E), confirms the presence of the LiPON

layer. Again, an EDS line scan tracking P (red line) confirms its presence. Finally, the last two layers were deposited, as shown in Figure 43 (G). Cross-sectional SEMs confirm the presence of all expected layers (Figure 5.12(H)). Once again, the Ti peak was chosen as the tracking element (red line), confirming the presence of all desired layers.




Figure 43: A schematic of the fabrication process along with associated SEM cross-sections and EDS. Conformality of the TiN later is shown in (A-C). LiPON conformality is shown and confirmed in (D-E). Finally, the final two layers, TiO₂ and TiN are deposited and their presence is confirmed via EDS

Next, the top aluminum was deposited on the completed stack and etching was performed in the dry etching tool in FabLAB. Figure 44 (a) shows the complete

capacitor stack with top aluminum contact. The samples were then etched with the same etch rates that were developed using the 2D samples. Although, the etch recipe and etch rates were decided but a careful approach was taken to etch the sample. Thus, after every few minutes of etch the samples were electrically tested and an XPS was performed to further understand and confirm the etch progress. Figure 44 (b,d) shows some pictures of the sample after subsequent etching. However, in all the cases the sample was shorted, and we could see presence of Ti everywhere.




Figure 44: Full stack images after etching (a) 0 minutes (b) 8 minutes (c) 16 minutes (d) 24 minutes

Although, 3D depositions into AAO pores might be the solution for increasing efficiency for future generation energy and power density demands, however a big challenge in 3D thin film ALD fabrication is to detect defects or problems during or

after deposition. There could be several ways for the sample to not work and that could be hard to detect using FIB-SEM images and EDS analysis. One of the reasons could be a short in one of the AAOs where the LiPON is too thin and thus leading to a contact of the top and the bottom TiN. Another reason could be that the LiPON layer is not conformal inside the AAO structure and thus the thin film along with the intermixing of titanium and Li could lead to shorting. Defect density over a 3 inch wafer could be very high. This could be due to a bad run of any of the thin film coating and thus ultimately leading to shorting. AAO is brittle and internal delamination due to temperature changes during the deposition or etching process could also lead to the samples stack not working. Also, etching of TiN using the Ar ion milling in plasma could lead to degradation of films or degradation of AAO, thus further leading to shorting. Another reasons which we could confirm using SEM images is shown in Figure 45 (a). The ALD growth of LiPON tapers off inside the AAO pores and couldn't reach the bottom of the samples. This could leading to shorting of the top and bottom TiN. In Figure 45 (b), which shows a top-down, cross-sectional SEM image of the completed material stack in the UMD 3D template. Again, all of the layers are present

as expected, however further optimization of the individual ALD processes are required to maximize component utilization in the pores.




Figure 45: : 3D depositions in AAO pores (a) SEM images showing incomplete deposition inside the pores (b) SEM images showing need for optimized recipes

5.8 Conclusion

The deposition and etching of symmetrical stack provides a cumulative insight into fabrication of nanoscale 2D and 3D solid state LiPON capacitors. During the fabrication of symmetrical stack (TiN-LiPON-TiN), we understood the importance of nucleation site for vapor phase chemistry of different precursors and how changing the precursor order can impact the deposition of thin film materials. XPS and ToF-SIMS characterization provides conclusive evidence of TiN growth on gold substrate but not on LiPON. We observed the influence of 'OH' group using a thin film of TiO₂ allowed for growth of the top TiN current collector. Thus, an all ALD 2D symmetrical stack is an important step in understanding the process development for integration into 3D nanostructures.

Next, the impact of intermixing during ALD deposition was realized during ToF-SIMS etching where Ti and Li signals were seen during the entire etching process. This was further confirmed using XPS depth profile experiments where we could understand the length scales of etching in our samples and the affect that the intermixing can have in ultra-thin film depositions (<20nm). The XPS depth profile clearly indicated an intermixed region close to 12-18 nm. The study of intermixing highlights the important considerations that needs to be taken during the etching process and 3D depositions.

Finally, integration of ALD stack was done into 3D AAO pores to realize the enhanced energy and power density of these all solid state capacitors. However, the challenges outperforms the solutions for 3D integration at this moment. Some of the challenges that need to be worked on for future depositions 1) Optimization of recipe is required at each and every stage of ALD deposition. Deposition of TiN on Al₂O₃ is different from deposition of TiN on TiO₂. 2) The growth rate along with physical properties might alter during the 3D deposition in comparison to 2D deposition. 3) Understanding defect density in our ALD process is critical in designing AAO channel diameter and properties. 4) Impact of etching using Ar ion milling for our stack needs further understanding.




Figure 46: Ragone plot showing a comparison of 2D vs 3D LiPON capacitors

Looking forward, nanoscale 3D structuring with an advantage of on chip deposition is one of the ways to enhance the energy and power density matrix of solid-state electrolytes which are limited by low ionic conductivity in comparison to liquid or gel electrolytes. Figure 46, shows the enhancement in energy density due to 3D Nano structuring in comparison to planar 2D solid state LiPON capacitors. With an enhancement factor of more than 250, these capacitors can compete against the state of the art liquid or polymer gel capacitors with an advantage of high voltage and temperature stability.

Chapter 6: Conclusion and Future work

6.1 Conclusion

In this work, we study and discuss the fabrication, process development, materials, electrochemistry, and application of thin film solid state supercapacitors. The motivation for this work is significantly from previous work by our group and collaborators. Our group demonstrated the development of thin film solid state electrolytes with high ionic conductivity and their application in developing high-performance nanostructured batteries. The significant achievement was the development of new polymorphs of ultra-thin LiPON using ALD. Also, Banerjee et al. in 2009, used 3D nano-structuring to enhance the energy density of Al_2O_3 capacitors using ALD. The contribution of these works leads to the present study where we develop and characterize thin film solid-state electrolytes, mainly plasma and thermal LiPON, for supercapacitors applications using micro-processing techniques.

The primary focus of this thesis is to develop all-solid-state thin film capacitors using ALD for high frequency and energy density applications. The work defines two types of capacitors 1) EDLC for high-frequency application and 2) Pseudocapacitors for high energy density. In the first part of the work, we develop capacitors with two different polymorphs of ALD LiPON (thermal and plasma) as solid-state electrolytes between gold electrodes. The LiPON polymorphs show dual frequency behavior, where in low frequency (<10 kHz) they show ionic behavior, and beyond this, they show electrostatic behavior. This dual frequency behavior allows for the high and wide frequency range of these capacitors, which rivals or surpasses the state-of-the-art MLCCs available in the market for decoupling application.

In the next part of the work, we develop all solid-state supercapacitors with TiO_2 and oxy TiN as electrodes for high energy density supercapacitors. LiPON shows

high voltage stability up to 5V along with high-temperature stability. The energy density of the supercapacitors increases 100 folds as compared to the LiPON EDLCs. The ALD TiN shows a higher surface area than gold electrodes due to the incomplete reaction leading to porous films. The surface oxygen contamination in this porous film leads to pseudocapacitive behavior. Both these effects lead to high energy and power density supercapacitors.

In the last part of the work, we develop process and etch recipes to fabricate all ALD solid-state supercapacitors into 3D nanostructures. We study the intermixing of electrodes and electrolytes to understand better the interface and its impact on the etching using XPS depth profiling experiments. Next, we develop time based etches to fabricate planar symmetrical pseudocapacitors for their fabrication into 3D AAO structures. Finally, we develop recipes for integration into 3D AAO pores. To quantify depositions into 3D structures and understand the process development of ALD LiPON and ALD TiN, we use FIB-SEM, EDS, and XPS. Though unfinished, this work provides profound knowledge and understanding of fabrication and electrochemistry of all solid-state supercapacitor along with integration into 3D nanostructures for high energy and high frequency supercapacitors.

In summary, the major achievements of this dissertation include (1) Development of first reported ALD LiPON capacitor showing dual energy storage behavior and their application into high frequency domain (2) Development of all ALD LiPON supercapacitors for high energy density using pseudocapacitive behavior (3) Demonstration of intermixing of Ti and Li during depositions using ALD and its impact on fabrication and device performance (4) Development of etch recipes for fabrication

of all ALD symmetric capacitors (5) Development of solid electrolyte and electrode recipes for integration into 3D nanostructures.

6.2 Future Work

1.) As seen in chapter 5, during the symmetrical deposition of TiN-LiPON-TiN capacitors, there was no TiN deposition seen on top of LiPON. ALD is a vapor phase chemical process which involves reaction between precursor and nucleation site. Thus, combination of precursor and nucleation site plays an important role in the ALD process development process.

A study can be conducted where the thermal LiPON ALD process can be modified, the process can end either with DEPA or LiO^tBu pulse. This would create different nucleation site for top TiN deposition. Similarly, TiN deposition can be started with NH₃ pulse or TDMAT to understand the chemistry. Further, investigation of the process can be done using XPS analysis. Using XPS depth profiling, cryo-TEM and EELS we can investigate in detail the interface chemistry. Finally, electrochemical analysis can be done to investigate the performance of the capacitors.

2.) Fabricate Au-TiN^{ALD}-LiPON-Au and Au-TiN^{Sputter}-LiPON-Au, compare the performance impact from dimethyl amino group leading to higher surface area in case of ALD TiN. XRD and in-situ mass spectroscopy can be conducted to understand the ALD TiN chemical formulation and reaction chemistry. XPS depth profile and cryo-TEM can be used to analyze the interface chemistry and their impact on capacitor electrochemistry.

3.) A study can be conducted to understand the impact of intermixing during the capacitor fabrication. Deposition of LiPON on TiN and understanding the impact of intermixing on the performance of EDLC capacitor using depth profile and electrochemical analysis. Next, introducing a pseudocapacitive TiO₂ in between and understanding the intermixing. Finally, fabricating a symmetrical stack and study the intermixing using XPS depth profile and cryo-FIB. Further, temperature reliability of the stack can be conducted by heating these capacitor and conducting a depth profile to study different interfaces in the capacitor structure.

Bibliography

1. Kou, L. *et al.* Coaxial wet-spun yarn supercapacitors for high-energy density and safe wearable electronics. *Nat. Commun.* **5**, 1–10 (2014).
2. Yadav, A. & Kar, K. K. One-dimensional lithium ion capacitor in core-shell wire shape construction for wearable applications. *Chem. Eng. J.* **401**, 126034 (2020).
3. Stewart, M. & Linton, D. Multi-layer ceramic capacitor (MLCC) termination height - Effect on electrical performance. *IEEE High Freq. Postgrad. Student Colloq.* **2003-Janua**, 124–127 (2003).
4. Li, J., Stratakos, A., Schultz, A. & Sullivan, C. R. Using coupled inductors to enhance transient performance of multi-phase buck converters. *Conf. Proc. - IEEE Appl. Power Electron. Conf. Expo. - APEC* **2**, 1289–1293 (2004).
5. Rajendran, V., Mohan, A. M. V., Jayaraman, M. & Nakagawa, T. All-printed, interdigitated, freestanding serpentine interconnects based flexible solid state supercapacitor for self powered wearable electronics. *Nano Energy* **65**, 104055 (2019).
6. Hu, H., Harb, S., Kutkut, N., Batarseh, I. & Shen, Z. J. A review of power decoupling techniques for microinverters with three different decoupling capacitor locations in PV systems. *IEEE Trans. Power Electron.* **28**, 2711–2726 (2013).
7. Zhang, L. & Zhao, X. S. Carbon-based materials as supercapacitor electrodes. *Chem. Soc. Rev.* **38**, 2520–2531 (2009).
8. Optimization of Organic_Water Hybrid Electrolytes for High-Rate Carbon-Based Supercapacitor _ Enhanced Reader.pdf.
9. Chen, R. *et al.* The Thermal Stability of Lithium Solid Electrolytes with Metallic Lithium. *Joule* **4**, 812–821 (2020).
10. Kumaravel, V., Bartlett, J. & Pillai, S. C. Solid Electrolytes for High-Temperature Stable Batteries and Supercapacitors. *Advanced Energy Materials* vol. 11 (2021).
11. Choi, C. *et al.* Achieving high energy density and high power density with pseudocapacitive materials. *Nat. Rev. Mater.* **5**, 5–19 (2020).
12. Ko, J. S. *et al.* Differentiating Double-Layer, Psuedocapacitance, and Battery-like Mechanisms by Analyzing Impedance Measurements in Three Dimensions. *ACS Appl. Mater. Interfaces* **12**, 14071–14078 (2020).
13. Simon, P., Gogotsi, Y. & Dunn, B. and Supercapacitors Begin ? *Science (80-)*. **343**, 1210–1211 (2014).
14. Zhao, Y., Zheng, K. & Sun, X. Addressing Interfacial Issues in Liquid-Based and Solid-State Batteries by Atomic and Molecular Layer Deposition. *Joule* **2**, 2583–2604 (2018).
15. Meng, X., Yang, X. Q. & Sun, X. Emerging applications of atomic layer deposition for lithium-ion battery studies. *Advanced Materials* vol. 24 3589–

- 3615 (2012).
16. Lin, C. F., Qi, Y., Gregorczyk, K., Lee, S. B. & Rubloff, G. W. Nanoscale Protection Layers to Mitigate Degradation in High-Energy Electrochemical Energy Storage Systems. *Acc. Chem. Res.* **51**, 97–106 (2018).
 17. Noked, M. *et al.* Electrochemical Thin Layers in Nanostructures for Energy Storage. *Acc. Chem. Res.* **49**, 2336–2346 (2016).
 18. Kurihara, K., Shioga, T. & Baniecki, J. D. Electrical properties of low-inductance barium strontium titanate thin film decoupling capacitors. *J. Eur. Ceram. Soc.* **24**, 1873–1876 (2004).
 19. Talin, A. A. *et al.* Fabrication, Testing, and Simulation of All-Solid-State Three-Dimensional Li-Ion Batteries. *ACS Appl. Mater. Interfaces* **8**, 32385–32391 (2016).
 20. Alipoori, S., Mazinani, S., Aboutalebi, S. H. & Sharif, F. Review of PVA-based gel polymer electrolytes in flexible solid-state supercapacitors: Opportunities and challenges. *J. Energy Storage* **27**, 101072 (2020).
 21. Tsai, C. L. *et al.* A garnet structure-based all-solid-state Li battery without interface modification: Resolving incompatibility issues on positive electrodes. *Sustain. Energy Fuels* **3**, 280–291 (2019).
 22. Ye, T., Li, L. & Zhang, Y. Recent Progress in Solid Electrolytes for Energy Storage Devices. *Advanced Functional Materials* vol. 30 (2020).
 23. Fan, L., Wei, S., Li, S., Li, Q. & Lu, Y. Recent Progress of the Solid-State Electrolytes for High-Energy Metal-Based Batteries. *Advanced Energy Materials* vol. 8 (2018).
 24. Zhong, C. *et al.* A review of electrolyte materials and compositions for electrochemical supercapacitors. *Chem. Soc. Rev.* **44**, 7484–7539 (2015).
 25. Ulihin, A. S., Mateyshina, Y. G. & Uvarov, N. F. All-solid-state asymmetric supercapacitors with solid composite electrolytes. *Solid State Ionics* **251**, 62–65 (2013).
 26. Han, L., Hsieh, C. Te, Chandra Mallick, B., Li, J. & Ashraf Gandomi, Y. Recent progress and future prospects of atomic layer deposition to prepare/modify solid-state electrolytes and interfaces between electrodes for next-generation lithium batteries. *Nanoscale Adv.* **3**, 2728–2740 (2021).
 27. Ma, G. *et al.* High performance solid-state supercapacitor with PVA-KOH-K₃[Fe(CN)₆] gel polymer as electrolyte and separator. *J. Power Sources* **256**, 281–287 (2014).
 28. Wang, M. *et al.* All-solid-state reduced graphene oxide supercapacitor with large volumetric capacitance and ultralong stability prepared by electrophoretic deposition method. *ACS Appl. Mater. Interfaces* **7**, 1348–1354 (2015).
 29. Yuan, L. *et al.* Paper-based supercapacitors for self-powered nanosystems. *Angew. Chemie - Int. Ed.* **51**, 4934–4938 (2012).
 30. Gund, G. S. *et al.* Low-cost flexible supercapacitors with high-energy density based on nanostructured MnO₂ and Fe₂O₃ thin films directly fabricated onto stainless steel. *Sci. Rep.* **5**, 1–13 (2015).
 31. Chodankar, N. R., Dubal, D. P., Gund, G. S. & Lokhande, C. D. Bendable All-Solid-State Asymmetric Supercapacitors based on MnO₂ and Fe₂O₃ Thin Films. *Energy Technol.* **3**, 625–631 (2015).

32. Zilong, W., Zhu, Z., Qiu, J. & Yang, S. High performance flexible solid-state asymmetric supercapacitors from MnO₂/ZnO core-shell nanorods//specially reduced graphene oxide. *J. Mater. Chem. C* **2**, 1331–1336 (2014).
33. Xu, J. *et al.* Flexible asymmetric supercapacitors based upon Co₉S₈ nanorod//Co₃O₄@RuO₂ nanosheet arrays on carbon cloth. *ACS Nano* **7**, 5453–5462 (2013).
34. Duay, J., Gillette, E., Liu, R. & Lee, S. B. Highly flexible pseudocapacitor based on freestanding heterogeneous MnO₂/conductive polymer nanowire arrays. *Phys. Chem. Chem. Phys.* **14**, 3329–3337 (2012).
35. Jin, Y., Chen, H., Chen, M., Liu, N. & Li, Q. Graphene-patched CNT/MnO₂ nanocomposite papers for the electrode of high-performance flexible asymmetric supercapacitors. *ACS Appl. Mater. Interfaces* **5**, 3408–3416 (2013).
36. Gao, H., Xiao, F., Ching, C. B. & Duan, H. Flexible All-Solid-State Asymmetric Supercapacitors Based on Free- Standing Carbon Nanotube / Graphene and Mn₃O₄ Nanoparticle / Graphene Paper Electrodes. 4–10 (2012).
37. Inaguma, Y. & Nakashima, M. A rechargeable lithium-air battery using a lithium ion-conducting lanthanum lithium titanate ceramics as an electrolyte separator. *J. Power Sources* **228**, 250–255 (2013).
38. Wu, J. F. & Guo, X. Origin of the low grain boundary conductivity in lithium ion conducting perovskites: Li_{3-x}La_{0.67-x}TiO₃. *Phys. Chem. Chem. Phys.* **19**, 5880–5887 (2017).
39. Stramare, S., Thangadurai, V. & Weppner, W. Lithium Lanthanum Titanates: A Review. *Chem. Mater.* **15**, 3974–3990 (2003).
40. DeWees, R. & Wang, H. Synthesis and Properties of NaSICON-type LATP and LAGP Solid Electrolytes. *ChemSusChem* **12**, 3713–3725 (2019).
41. Monchak, M. *et al.* Lithium Diffusion Pathway in Li_{1.3}Al_{0.3}Ti_{1.7}(PO₄)₃ (LATP) Superionic Conductor. *Inorg. Chem.* **55**, 2941–2945 (2016).
42. Lang, B., Ziebarth, B. & Elsässer, C. Lithium Ion Conduction in LiTi₂(PO₄)₃ and Related Compounds Based on the NASICON Structure: A First-Principles Study. *Chem. Mater.* **27**, 5040–5048 (2015).
43. Rangasamy, E., Wolfenstine, J. & Sakamoto, J. The role of Al and Li concentration on the formation of cubic garnet solid electrolyte of nominal composition Li₇La₃Zr₂O₁₂. *Solid State Ionics* **206**, 28–32 (2012).
44. Awaka, J., Kijima, N., Hayakawa, H. & Akimoto, J. Synthesis and structure analysis of tetragonal Li₇La₃Zr₂O₁₂ with the garnet-related type structure. *J. Solid State Chem.* **182**, 2046–2052 (2009).
45. Murugan, R., Thangadurai, V. & Weppner, W. Fast lithium ion conduction in garnet-type Li₇La₃Zr₂O₁₂. *Angew. Chemie - Int. Ed.* **46**, 7778–7781 (2007).
46. Buannic, L. *et al.* Dual Substitution Strategy to Enhance Li⁺ Ionic Conductivity in Li₇La₃Zr₂O₁₂ Solid Electrolyte. *Chem. Mater.* **29**, 1769–1778 (2017).
47. Cengiz, M., Oh, H. & Lee, S.-H. Lithium Dendrite Growth Suppression and Ionic Conductivity of Li₂S-P₂S₅-P₂O₅ Glass Solid Electrolytes Prepared by Mechanical Milling. *J. Electrochem. Soc.* **166**, A3997–A4004

- (2019).
48. Seino, Y., Ota, T., Takada, K., Hayashi, A. & Tatsumisago, M. A sulphide lithium super ion conductor is superior to liquid ion conductors for use in rechargeable batteries. *Energy Environ. Sci.* **7**, 627–631 (2014).
 49. Kamaya, N. *et al.* A lithium superionic conductor. *Nat. Mater.* **10**, 682–686 (2011).
 50. Liu, Z. *et al.* Anomalous high ionic conductivity of nanoporous β -Li₃PS₄. *J. Am. Chem. Soc.* **135**, 975–978 (2013).
 51. Dietrich, C. *et al.* Local Structural Investigations, Defect Formation, and Ionic Conductivity of the Lithium Ionic Conductor Li₄P₂S₆. *Chem. Mater.* **28**, 8764–8773 (2016).
 52. Bates, J. B. *et al.* Fabrication and characterization of amorphous lithium electrolyte thin films and rechargeable thin-film batteries. *J. Power Sources* **43**, 103–110 (1993).
 53. Kozen, A. C., Pearse, A. J., Lin, C. F., Noked, M. & Rubloff, G. W. Atomic Layer Deposition of the Solid Electrolyte LiPON. *Chem. Mater.* **27**, 5324–5331 (2015).
 54. Pearse, A. J. *et al.* Nanoscale Solid State Batteries Enabled by Thermal Atomic Layer Deposition of a Lithium Polyphosphazene Solid State Electrolyte. *Chem. Mater.* **29**, 3740–3753 (2017).
 55. Nisula, M. & Karppinen, M. Atomic/Molecular Layer Deposition of Lithium Terephthalate Thin Films as High Rate Capability Li-Ion Battery Anodes. *Nano Lett.* **16**, 1276–1281 (2016).
 56. Zhao, S., Fu, Z. & Qin, Q. A solid-state electrolyte lithium phosphorus oxynitride film prepared by pulsed laser deposition. *Thin Solid Films* **415**, 108–113 (2002).
 57. Tang, W. S. *et al.* Liquid-Like Ionic Conduction in Solid Lithium and Sodium Monocarbonyl-Decaborates Near or at Room Temperature. *Adv. Energy Mater.* **6**, (2016).
 58. Cuan, J. *et al.* Borohydride-Scaffolded Li/Na/Mg Fast Ionic Conductors for Promising Solid-State Electrolytes. *Adv. Mater.* **31**, (2019).
 59. Asano, T. *et al.* Solid Halide Electrolytes with High Lithium-Ion Conductivity for Application in 4 V Class Bulk-Type All-Solid-State Batteries. *Adv. Mater.* **30**, (2018).
 60. Al, L. & Po, T. Nanostructured all-solid-state supercapacitors based on NASICON-type. **6**, 1055–1061 (2018).
 61. Hu, X., Chen, Y., Hu, Z., Li, Y. & Ling, Z. All-Solid-State Supercapacitors Based on a Carbon-Filled Porous/Dense/Porous Layered Ceramic Electrolyte. *J. Electrochem. Soc.* **165**, A1269–A1274 (2018).
 62. Francisco, B. E., Jones, C. M. & Lee, S. Nanostructured all-solid-state supercapacitor based on Li₂S-P₂S₅ glass-ceramic electrolyte. **103902**, (2012).
 63. Gao, W. *et al.* Direct laser writing of micro-supercapacitors on hydrated graphite oxide films. *Nat. Nanotechnol.* **6**, 496–500 (2011).
 64. Sallaz, V., Oukassi, S., Voiron, F., Salot, R. & Berardan, D. Assessing the potential of LiPON-based electrical double layer microsupercapacitors for on-

- chip power storage. *Journal of Power Sources* vol. 451 (2020).
65. Göhlert, T. *et al.* Ultra-thin all-solid-state micro-supercapacitors with exceptional performance and device flexibility. *Nano Energy* **33**, 387–392 (2017).
 66. Mallick, B. C., Hsieh, C.-T., Yin, K.-M., Gandomi, Y. A. & Huang, K.-T. Review—On Atomic Layer Deposition: Current Progress and Future Challenges. *ECS J. Solid State Sci. Technol.* **8**, N55–N78 (2019).
 67. George, S. M. *et al.* Atomic layer controlled deposition of SiO₂ and Al₂O₃ using ABAB... binary reaction sequence chemistry. *Appl. Surf. Sci.* **82–83**, 460–467 (1994).
 68. Lacivita, V. *et al.* Resolving the Amorphous Structure of Lithium Phosphorus Oxynitride (Lipon). *J. Am. Chem. Soc.* **140**, 11029–11038 (2018).
 69. Wang, B., Kwak, B. S., Sales, B. C. & Bates, J. B. Ionic conductivities and structure of lithium phosphorus oxynitride glasses. *J. Non. Cryst. Solids* **183**, 297–306 (1995).
 70. Fleutot, B., Pecquenard, B., Martinez, H., Letellier, M. & Levasseur, A. Investigation of the local structure of LiPON thin films to better understand the role of nitrogen on their performance. *Solid State Ionics* **186**, 29–36 (2011).
 71. Einstein, A. On a Heuristic Point of View about the Creation and Conversion of Light, translated from German by Haar, T. *Ann. Phys.* **17**, 132–148 (1905).
 72. Hiroyuki Fujiwara. *Spectroscopic Ellipsometry: Principles and Applications 1st Edition.* (WILEY, 2007).
 73. Chatti, M. *et al.* Intrinsically stable in situ generated electrocatalyst for long-term oxidation of acidic water at up to 80 °C. *Nature Catalysis* vol. 2 (2019).
 74. Sheng, K., Sun, Y., Li, C., Yuan, W. & Shi, G. Ultrahigh-rate supercapacitors based on electrochemically reduced graphene oxide for AC line-filtering. *Sci. Rep.* **2**, 3–7 (2012).
 75. Grbovic, P. J., Delarue, P. & Le Moigne, P. Selection and design of ultra-capacitor modules for power conversion applications: From theory to practice. *Conf. Proc. - 2012 IEEE 7th Int. Power Electron. Motion Control Conf. - ECCE Asia, IPEMC 2012* **2**, 771–777 (2012).
 76. Li, H., Wang, R., Han, S. T. & Zhou, Y. Ferroelectric polymers for non-volatile memory devices: a review. *Polym. Int.* **69**, 533–544 (2020).
 77. Afif, A. *et al.* Advanced materials and technologies for hybrid supercapacitors for energy storage – A review. *J. Energy Storage* **25**, 100852 (2019).
 78. Gabian, G., Blalock, B. & Costinett, D. 5V-to-4V integrated buck converter for battery charging applications with an on-chip decoupling capacitor. *Conf. Proc. - IEEE Appl. Power Electron. Conf. Expo. - APEC* 178–183 (2017) doi:10.1109/APEC.2017.7930690.
 79. Zhang, L. *et al.* Decoupling Capacitor Selection Algorithm for PDN Based on Deep Reinforcement Learning. *2019 IEEE Int. Symp. Electromagn. Compat. Signal Power Integrity, EMC+SIPI 2019* 616–620 (2019) doi:10.1109/ISEMC.2019.8825249.
 80. Zhao, D. *et al.* Supercapacitors with alternating current line-filtering performance. *BMC Mater.* **2**, 1–20 (2020).
 81. Zhao, P., Chen, L., Li, L. & Wang, X. Ultrahigh energy density with excellent

- thermal stability in lead-free multilayer ceramic capacitors: Via composite strategy design. *J. Mater. Chem. A* **9**, 25914–25921 (2021).
82. Schnack, J., Bruckner, S., Suncksen, H., Schumann, U. & Mallwitz, R. Analysis and Optimization of Electrolytic Capacitor Technology for High-Frequency Integrated Inverter. *IEEE Trans. Components, Packag. Manuf. Technol.* **11**, 999–1011 (2021).
 83. Zhan, C. *et al.* Computational Insights into Materials and Interfaces for Capacitive Energy Storage. *Adv. Sci.* **4**, (2017).
 84. Kang, Y. J., Yoo, Y. & Kim, W. 3-V Solid-State Flexible Supercapacitors with Ionic-Liquid-Based Polymer Gel Electrolyte for AC Line Filtering. *ACS Appl. Mater. Interfaces* **8**, 13909–13917 (2016).
 85. Fan, Z., Islam, N. & Bayne, S. B. Towards kilohertz electrochemical capacitors for filtering and pulse energy harvesting. *Nano Energy* **39**, 306–320 (2017).
 86. Yang, C. *et al.* Coordination Polymer Framework Based On-Chip Micro-Supercapacitors with AC Line-Filtering Performance. *Angew. Chemie - Int. Ed.* **56**, 3920–3924 (2017).
 87. Yoo, Y., Kim, S., Kim, B. & Kim, W. 2.5 V compact supercapacitors based on ultrathin carbon nanotube films for AC line filtering. *J. Mater. Chem. A* **3**, 11801–11806 (2015).
 88. Li, W., Azam, S., Dai, G. & Fan, Z. Prussian blue based vertical graphene 3D structures for high frequency electrochemical capacitors. *Energy Storage Mater.* **32**, 30–36 (2020).
 89. Chao, D. *et al.* Array of nanosheets render ultrafast and high-capacity Na-ion storage by tunable pseudocapacitance. *Nat. Commun.* **7**, 1–8 (2016).
 90. Takada, K. Progress and prospective of solid-state lithium batteries. *Acta Mater.* **61**, 759–770 (2013).
 91. Sun, C., Liu, J., Gong, Y., Wilkinson, D. P. & Zhang, J. Recent advances in all-solid-state rechargeable lithium batteries. *Nano Energy* **33**, 363–386 (2017).
 92. Manthiram, A., Yu, X. & Wang, S. Lithium battery chemistries enabled by solid-state electrolytes. *Nat. Rev. Mater.* **2**, 1–16 (2017).
 93. Nuwayhid, R. B., Jarry, A., Rubloff, G. W. & Gregorczyk, K. E. Atomic Layer Deposition of Sodium Phosphorus Oxynitride: A Conformal Solid-State Sodium-Ion Conductor. *ACS Appl. Mater. Interfaces* **12**, 21641–21650 (2020).
 94. Fontecha, D. *et al.* Low temperature plasma-enhanced atomic layer deposition of sodium phosphorus oxynitride with tunable nitrogen content. *J. Vac. Sci. Technol. A* **40**, 032403 (2022).
 95. Francisco, B. E., Jones, C. M. & Lee, S. Nanostructured all-solid-state supercapacitor based on Li₂S-P₂S₅ glass-ceramic electrolyte. **103902**, (2019).
 96. Xiao, D. L. *et al.* Improved performance of all-solid-state lithium batteries using LiPON electrolyte prepared with Li-rich sputtering target. *Solid State Ionics* **324**, 202–206 (2018).
 97. Heiska, J., Nisula, M. & Karpinen, M. Organic electrode materials with solid-state battery technology. *J. Mater. Chem. A* **7**, 18735–18758 (2019).
 98. López-Aranguren, P. *et al.* Crystalline LiPON as a Bulk-Type Solid Electrolyte. *ACS Energy Lett.* **6**, 445–450 (2021).

99. Sallaz, V., Oukassi, S., Voiron, F., Salot, R. & Berardan, D. Assessing the potential of LiPON-based electrical double layer microsupercapacitors for on-chip power storage. *J. Power Sources* **451**, (2020).
100. Liew, C. W. *et al.* Effect of halide anions in ionic liquid added poly(vinyl alcohol)-based ion conductors for electrical double layer capacitors. *J. Non. Cryst. Solids* **458**, 97–106 (2017).
101. Banerjee, P., Perez, I., Henn-Lecordier, L., Lee, S. B. & Rubloff, G. W. Nanotubular metal-insulator-metal capacitor arrays for energy storage. *Nat. Nanotechnol.* **4**, 292–296 (2009).
102. Pearse, A. *et al.* Three-Dimensional Solid-State Lithium-Ion Batteries Fabricated by Conformal Vapor-Phase Chemistry. *ACS Nano* **12**, 4286–4294 (2018).
103. Nuwayhid, R. B. *et al.* Nanoscale Li, Na, and K ion-conducting polyphosphazenes by atomic layer deposition. *Dalt. Trans.* **51**, 2068–2082 (2022).
104. Mei, B. A., Munteshari, O., Lau, J., Dunn, B. & Pilon, L. Physical Interpretations of Nyquist Plots for EDLC Electrodes and Devices. *J. Phys. Chem. C* **122**, 194–206 (2018).
105. Put, B., Vereecken, P. M. & Stesmans, A. On the chemistry and electrochemistry of LiPON breakdown. *J. Mater. Chem. A* **6**, 4848–4859 (2018).
106. Morita, K., Tsuchiya, B., Tsuchida, H. & Majima, T. Li depth profiles of metal/Li-electrolyte/metal capacitors under biasing studied by means of MeV ion beam analysis techniques. *Solid State Ionics* **344**, 115085 (2020).
107. Aizawa, Y. *et al.* In situ electron holography of electric potentials inside a solid-state electrolyte: Effect of electric-field leakage. *Ultramicroscopy* **178**, 20–26 (2017).
108. Yadav, A. & Kar, K. K. One-dimensional lithium ion capacitor in core-shell wire shape construction for wearable applications. *Chem. Eng. J.* **401**, 126034 (2020).
109. Xie, B. *et al.* Shape-Tailorable Graphene-Based Ultra-High-Rate Supercapacitor for Wearable Electronics. *ACS Nano* **9**, 5636–5645 (2015).
110. Dubal, D. P., Chodankar, N. R., Kim, D. H. & Gomez-Romero, P. Towards flexible solid-state supercapacitors for smart and wearable electronics. *Chem. Soc. Rev.* **47**, 2065–2129 (2018).
111. Rajendran, V., Mohan, A. M. V., Jayaraman, M. & Nakagawa, T. All-printed, interdigitated, freestanding serpentine interconnects based flexible solid state supercapacitor for self powered wearable electronics. *Nano Energy* **65**, 104055 (2019).
112. Da Silva, L. M. *et al.* Reviewing the fundamentals of supercapacitors and the difficulties involving the analysis of the electrochemical findings obtained for porous electrode materials. *Energy Storage Mater.* **27**, 555–590 (2020).
113. Natarajan, S., Ulaganathan, M. & Aravindan, V. Building next-generation supercapacitors with battery type Ni(OH)₂. *J. Mater. Chem. A* **9**, 15542–15585 (2021).
114. Dylla, A. G., Henkelman, G. & Stevenson, K. J. Lithium insertion in

- nanostructured TiO₂(B) architectures. *Acc. Chem. Res.* **46**, 1104–1112 (2013).
115. Wang, J., Polleux, J., Lim, J. & Dunn, B. Pseudocapacitive contributions to electrochemical energy storage in TiO₂ (anatase) nanoparticles. *J. Phys. Chem. C* **111**, 14925–14931 (2007).
 116. Moitzheim, S., De Gendt, S. & Vereecken, P. M. Investigation of the Li-Ion Insertion Mechanism for Amorphous and Anatase TiO₂ Thin-Films. *J. Electrochem. Soc.* **166**, A1–A9 (2019).
 117. Elam, J. W., Schuisky, M., Ferguson, J. D. & George, S. M. Surface chemistry and film growth during TiN atomic layer deposition using TDMAT and NH₃. *Thin Solid Films* **436**, 145–156 (2003).
 118. Zhang, Y. *et al.* Nitrogen-doping of bulk and nanotubular TiO₂ photocatalysts by plasma-assisted atomic layer deposition. *Appl. Surf. Sci.* **330**, 476–486 (2015).
 119. Shkondin, E. *et al.* Fabrication of high aspect ratio TiO₂ and Al₂O₃ nanogratings by atomic layer deposition. *J. Vac. Sci. Technol. A Vacuum, Surfaces, Film.* **34**, 031605 (2016).
 120. Meryem Bozkaya *et al.* Determination and Improvement of Deposition Parameters of TiO₂ Thin Films via ALD. *J. Mater. Sci. Eng. B* **9**, 32–40 (2019).
 121. Zhuiykov, S. *et al.* Wafer-scale fabrication of conformal atomic-layered TiO₂ by atomic layer deposition using tetrakis (dimethylamino) titanium and H₂O precursors. *Mater. Des.* **120**, 99–108 (2017).
 122. Huang, Y., Pandraud, G. & Sarro, P. M. Characterization of low temperature deposited atomic layer deposition TiO₂ for MEMS applications. *J. Vac. Sci. Technol. A Vacuum, Surfaces, Film.* **31**, 01A148 (2013).
 123. Niemelä, J. P., Marin, G. & Karppinen, M. Titanium dioxide thin films by atomic layer deposition: A review. *Semicond. Sci. Technol.* **32**, (2017).
 124. Longrie, D. *et al.* Thermal and plasma-enhanced atomic layer deposition of TiN using TDMAT and NH₃ on particles agitated in a rotary reactor. *ACS Appl. Mater. Interfaces* **6**, 7316–7324 (2014).
 125. Ahn, C. H., Cho, S. G., Lee, H. J., Park, K. H. & Jeong, S. H. Characteristics of TiN thin films grown by ALD using TiCl₄ and NH₃. *Met. Mater. Int.* **7**, 621–625 (2001).
 126. Van Bui, H. *et al.* Growth Kinetics and Oxidation Mechanism of ALD TiN Thin Films Monitored by In Situ Spectroscopic Ellipsometry. *J. Electrochem. Soc.* **158**, H214 (2011).
 127. Elers, K.-E., Winkler, J., Weeks, K. & Marcus, S. TiCl₄ as a Precursor in the TiN Deposition by ALD and PEALD. *J. Electrochem. Soc.* **152**, G589 (2005).
 128. Musschoot, J. *et al.* Atomic layer deposition of titanium nitride from TDMAT precursor. *Microelectron. Eng.* **86**, 72–77 (2009).
 129. Maeng, J., Kim, Y. J., Meng, C. & Irazoqui, P. P. Three-Dimensional Microcavity Array Electrodes for High-Capacitance All-Solid-State Flexible Microsupercapacitors. *ACS Appl. Mater. Interfaces* **8**, 13458–13465 (2016).
 130. Ferris, A., Bourrier, D., Garbarino, S., Guay, D. & Pech, D. 3D Interdigitated Microsupercapacitors with Record Areal Cell Capacitance. *Small* **15**, 1–8

- (2019).
131. Hu, H. B., Pei, Z. B., Fan, H. J. & Ye, C. H. 3D Interdigital Au/MnO₂/Au Stacked Hybrid Electrodes for On-Chip Microsupercapacitors. *Small* **12**, 3059–3069 (2016).
 132. Mu, X. *et al.* One-step laser direct writing of boron-doped electrolyte as all-solid-state microsupercapacitors. *Carbon N. Y.* **144**, 228–234 (2019).
 133. Nam Soo Kim. ELECTROCHEMISTRY OF PRECISION NANOSTRUCTURES FOR HIGH PERFORMANCE ENERGY STORAGE DEVICES. (University of Maryland, 2020).

