

Received 14 September 2022, accepted 17 October 2022, date of publication 4 November 2022, date of current version 9 November 2022. Digital Object Identifier 10.1109/ACCESS.2022.3219732

RESEARCH ARTICLE

A 5LCHB Inverter for PV Transformerless Applications With Reduced Leakage Ground Current

GERARDO VAZQUEZ-GUZMAN^{®1}, (Senior Member, IEEE), PANFILO R. MARTINEZ-RODRIGUEZ^{®2}, (Senior Member, IEEE), JUAN A. VERDIN-CRUZ^{®1}, GERARDO ESCOBAR-VALDERRAMA^{®3}, (Senior Member, IEEE), ALEJANDRO ROLAN-BLANCO^{®4}, DIEGO LANGARICA-CORDOBA², (Member, IEEE), SAMUEL ITURRIAGA-MEDINA^{®2}, (Member, IEEE), AND JORGE L. LOPEZ-SARABIA^{®3}, (Member, IEEE)

¹ITS de Irapuato, Tecnologico Nacional de Mexico, Irapuato, Guanajuato 36821, México
 ²School of Sciences, UASLP, San Luis Potosi 78300, Mexico
 ³School of Engineering and Sciences, Tecnologico de Monterrey, Monterrey, Nuevo Leon 64849, Mexico
 ⁴Department of Automatic Control, Technical University of Catalonia, 08034 Barcelona, Spain

Corresponding author: Panfilo R. Martinez-Rodriguez (pamartinez@ieee.org)

This work was supported in part by the Consejo Nacional de Ciencia y Tecnología (CONACYT), Convocatoria de Ciencia Basica o Ciencia de Frontera under Grant number 319541, and in part by the National Graduate Scholarship from CONACYT under Grant 774225.

ABSTRACT Transformerless inverters for photovoltaic systems are widely used as it features low cost, volume, and weight. Thus, in recent years, its study has been of great interest to the research community. In this paper a transformerless cascade multilevel inverter for photovoltaic applications with leakage ground current compensation capability is presented. The proposed solution involves a second-order LC output filter with a particular connection, which is referred to as the DC-link-tied LC output filter. This solution is aimed to deal with the leakage-ground current issue, regardless of the considered PWM strategy. The mathematical model of the system involving such a particular LC output passive filter configuration is presented, out of which, both the differential-mode and the common-mode models are obtained. These models are used to explain the leakage-ground current improvement of the proposed DC-link-tied LC output filter. This hardware solution is evaluated under different modulation schemes to contrast the converter output response and the leakage-ground current performance. Finally, simulation and experimental results are performed using a 1 kW academic prototype to assess the performance of the proposed DC-link-tied LC output filter used in a transformerless inverter application.

INDEX TERMS Leakage ground current, passive filters, PWM strategy, transformerless photovoltaic systems.

I. INTRODUCTION

Transformerless photovoltaic (PV) systems are widely spread in the solar energy market due to their proficient characteristics like, on the one hand, high efficiency and power density, and on the other hand, low cost, volume, and weight [1], [2], [3]. However, leakage-ground current (LGC) is an important issue observed in non-isolated grid-tied PV inverters.

The associate editor coordinating the review of this manuscript and approving it for publication was Zhilei Yao^(D).

The LGCs are also referred to as common mode currents (CMC), and these are generated after the interaction of a fluctuating common-mode voltage (CMV) source [4] and stray capacitances that make a path towards the ground. The CMV fluctuations, usually present in the conventional operation of a PV inverter, are mainly created by the switching sequences generated by the modulation scheme which can cause also electromagnetic compatibility (EMC) problems [5]. The literature reports several methods to deal with CMV that can be classified as follows: specific design of

the pulse width modulation (PWM) strategy, virtual-ground connection, control techniques, common-ground connection, passive filtering, and redesign of the topology [6], [7], [8], [9]. Among these, PWM strategies, passive filtering, common-ground connection and control methods result in attractive solutions because they avoid the modification of the converter structure reducing the implementation cost [10].

Among the PWM methods used to mitigate the LGC, [11] proposes a hybrid multicarrier PWM based on the in-phase disposition sinusoidal level-shifted PWM (IPDSLSPWM) technique, where the number of carrier signals is reduced to the half of that required in the phase opposite disposition (POD) technique. The LGC is compensated after the CMV is restricted to a low band limit. This method is also implemented in [12] and [13], where the switching states are carefully chosen to maintain a constant CMV. In [13], a modulation scheme is proposed with CMV fluctuations three times each half-cycle, where the LGC magnitude is close to the limit imposed by several international standards. In [14], a modulation scheme referred to as leakage current reduction PWM (LCRPWM) for a nine-level cascaded H-Bridge (CHB) inverter is proposed, where the number of carrier signals is reduced from eight to four, and the LGC is reduced to 24 mA_{RMS}. In [15], two improved PWM strategies for a single-phase cascade multilevel inverter are proposed, that allow a suitable distribution of power losses between modules. The utilization rate of power switches is balanced and the switching times are reduced leading to high efficiency. In [16], an analysis of the common-mode behavior considering the parasitic capacitors is presented, and a specific selection of the switching states using a phase-shifted PWM is proposed to reduce the leakage current in a CHB inverter. Moreover, a PWM improvement for a transformerless inverter with common-ground connection is presented in [17]. However, the PWM technique, in this case, is devoted to the improvement of the input current ripple since the common-ground connection reduces inherently the LGC magnitude.

Although PWM schemes have a good performance to deal with the LGC issue, these methods force the switching of power devices, which may deteriorate the overall efficiency and the distribution power losses. Passive filtering methods represent another proposal to deal with the LGC issue. In [18], two DC capacitors are used to connect a common-mode filter (CMF) to a virtual ground formed at the middle point of the split DC-link in a single-phase HB converter. This hardware modification alleviates the LGC and the common-mode electromagnetic interference noise on the AC side. In [19], DC-AC side capacitors and DC-AC common-mode chokes are connected to the DC-bus through the virtual-ground path in a multilevel CHB converter. The LGC is attenuated by limiting the current of the DC-AC capacitors. The concept of a virtual DC-bus is introduced in [20], where the LGC is mitigated after fixing the potential of the negative pole of the DC bus to the neutral point of the mains. This topology operates with conventional sinusoidal PWM strategies while inherently suppressing the LGC.

The present paper introduces a particular connection of the output LC filter referred to as the DC-link-tied LC output filter aimed to deal with the LGC in a single-phase Five-Level Cascade H-Bridge (5LCHB) inverter. This particular configuration has been specifically designed to compensate the LGC by avoiding its circulation through the ground path. The LC filter configuration was chosen considering that, from the circulation and can be also adapted to the configuration of the cascade multilevel inverter. Moreover, the mathematical filter analysis provides the common and differential mode models to determine the leakage current behavior. In addition, four multi-carrier PWM methods are used to evaluate the proposed solution and their effects on the CMC. Thus, the paper contributions are summarized as follows:

- i) A CHB multilevel converter with a DC-link-tied LC output filter for a transformerless PVS application is proposed to face the LGC issue.
- ii) The differential-mode model and the common-mode model are obtained and used to analyze and explain the behavior of the power inverter switching states under conventional PWM strategies.
- iii) The equivalent circuits of both the differential-mode and the common-mode are obtained. These circuits are instrumental for better visualization of the inverter LGC behavior, as well as for the output filter design.
- iv) An LGC performance comparison under different conventional PWM strategies is presented.

The rest of the paper has been organized as follows: in Section II, the CHB topology with the proposed DC-linktied output filter is presented. Section III presents the system modeling and the analysis of the proposed system. Section IV derives the analysis of the conventional PWM strategies. Section V describes the laboratory implementation and shows the experimental results. Finally, concluding remarks are provided in Section VI.

II. PROPOSED TOPOLOGY

Figure 1 shows the simplified circuit of the 5LCHB inverter topology comprising two cascaded H-bridge converters and the proposed DC-link-tied LC passive filter. This configuration is able to synthesize five voltage levels and deals with the LGC issue. The output filter includes four inductors (one per branch starting from points e_1 to e_4), two for the upper H-bridge, and two for the lower H-bridge. Besides, each inductor of each branch is connected to the DC-link terminals through capacitors in an unconventional connection. In particular, the inductors of the upper H-bridge are connected to the positive terminal of the DC-link via capacitors C_1 and C_2 , while inductors of the lower H-bridge are connected to the negative terminal of the DC-link via capacitors C_3 and C_4 . As explained later, this configuration avoids the LGC circulation towards the grid because the proposed circuit provides




FIGURE 1. 5LCHB inverter with proposed DC-link-tied LC output filter to compensate the LGC.

an alternative low impedance path through the output passive filter before reaching the grid. Thus, L_1 , L_2 , L_3 , L_4 and C_1 , C_2 , C_3 , C_4 are the passive elements of the proposed LC output filter; for the analysis convenience, the DC-link in each cell has been split in two voltages referred as v_{CDC1} , v_{CDC2} for cell one, and v_{CDC3} , v_{CDC4} for cell two; v_{C1} to v_{C4} represent the voltages through the filter capacitors; i_{L1} to i_{L4} , and i_{C1} to i_{C4} , are the currents flowing through inductors of the filter (inverter side) and capacitors and finally i_1 and i_2 label the grid currents.

The circuit considers stray capacitances C_{P1} to C_{P4} connected at the positive and negative terminals of the DC-link of each converter. These stray capacitances are formed between the PV terminals and the corresponding grounded PV frame. Therefore, a path can be established from the PV ground reference to the grid neutral point N. This path is referred to as the ground path and has an associated impedance R_{GC} . As above mentioned, the LGC is mainly produced by high-frequency fluctuations of the CMV, which is connected to the ground path via the stray capacitors. Recall that, such a CMV is normally produced by the commutation of the power semiconductors after a given modulation scheme. Notice that, a leakage current flows through each stray capacitance, and the sum of these currents results in the total LGC i_{GC} flowing through the ground path, and thus through R_{GC} . It is worth mentioning that the magnitude of the stray capacitances is in the range of 60 nF/kW to 160 nF/kW according to [21].

The proposed solution to alleviate the LGC issue consists on the design of an output passive LC filter that creates an alternative low impedance path to prevent the circulation of the LGC out of the inverter and to the neutral point N, that is, to avoid circulation through the ground path. Such a low impedance path is created by the interconnection of the output filter capacitors (C_1 to C_4) between the output inductors and to the DC-link terminals. These capacitors deviate the high-frequency components of the LGC towards the DC-link, and thus the LGC is forced to recirculate inside the converter.

III. SYSTEM MODELLING AND ANALYSIS

The converter dynamics are described based on the electrical variables shown in Fig. 1. It should be noted that, to facilitate the modeling of the 5LCHB converter with the proposed LC structure, all the injected voltages produced by a branch are referred to as the virtual points P_1 and P_2 , which divide each DC-link in two. Based on Kirchoff's voltage and current laws, the following dynamical expressions are obtained:

$$L_{1} \stackrel{\frown}{i_{L1}} = -v_{C1} - \frac{v_{PV}}{2} + e_{1}, \qquad (1)$$

$$L_2 i_{L2} = -v_{C2} - \frac{v_{PV}}{2} + e_2, \qquad (2)$$

$$L_3 i_{L3} = \frac{v_{PV}}{2} + e_3 - v_{C3}, \tag{3}$$

 $L_4 \dot{i}_{L4}$

$$= \frac{v_{PV}}{2} + e_4 - v_{C4}, \tag{4}$$

$$= i_{L1} - i_1,$$
 (5)

$$C_2 \dot{v}_{C2} + C_3 \dot{v}_{C3}$$

$$= i_{L2} + i_{L3}, \tag{6}$$

 $C_4 \dot{v}_{C4}$

v

$$=i_{L4}-i_2,$$
 (7)

$$C_{P1}v_{CP1} + C_{P2}v_{CP2} + C_{P3}v_{CP3} + C_{P4}v_{CP4}$$

$$=i_{GC},$$
(8)

in addition, the following system restrictions are considered:

VC4

$$v_{C1} = -v_{CP1} - R_{GC}i_{GC} + v_s, \tag{9}$$

$$v_{C2} - v_{C3} = -v_{CP1} + v_{CP4}, \qquad (10)$$

$$=-v_{CP4}$$

$$-\kappa_{GC}\iota_{GC},\qquad(11)$$

$$c_1 - v_{C2} + v_{C3} - v_{C4} = v_S, \tag{12}$$

$$v_{CP1} - v_{CP2} = v_{PV},$$
 (13)

$$v_{CP3} - v_{CP4} = v_{PV},$$
 (14)

$$i_1 + i_2 = -i_{GC}.$$
 (15)

Besides, it is a common practice to assume that all filter inductors have the same values, i.e., $L_1 = L_2 = L_3 = L_4 = L$; as well as for all output filter capacitors, i.e., $C_1 = C_2 = C_3 = C_4 = C$. This simplifies the converter modeling without losing the essence of the analysis. Following this same motivation, it is assumed that the stray capacitances of the PV panels at the positive and negative terminals have the same value, i.e., $C_{P1} = C_{P2} = C_{P3} = C_{P4} = C_P$. Moreover, it is assumed that both PV panels exhibit the same voltage v_{PV} .

A. DIFFERENTIAL AND COMMON MODE MODELS

The mathematical model of the proposed circuit described by expressions (1)-(8) can be transformed and split into differential mode and common mode parts based on the following definitions:

$$e_{DM} \triangleq e_1 - e_2 + e_3 - e_4, \tag{16}$$

$$i_{DM} \triangleq \frac{\iota_1 - \iota_2}{2},\tag{17}$$

$$i_{LDM} \triangleq \frac{i_{L1} - i_{L2} + i_{L3} - i_{L4}}{2},$$
 (18)

$$v_{CDM} \stackrel{\triangle}{=} v_{C1} - v_{C2} + v_{C3} - v_{C4}, \tag{19}$$

$$\stackrel{\wedge}{=} e_1 + e_2 + e_3 + e_4 \tag{20}$$

$$e_{CM} \equiv \frac{2}{2}$$
, (20)

$$i_{LCM} \triangleq i_{L1} + i_{L2} + i_{L3} + i_{L4}, \qquad (21)$$

$$v_{CPCM} \triangleq \frac{v_{C1} + v_{C2} + v_{C1} + v_{C1}}{2}, \qquad (22)$$

$$v_{CCM} \triangleq \frac{v_{C1} + v_{C2} + v_{C3} + v_{C4}}{2}.$$
 (23)

Out of the transformation of the above variables, considering the system dynamics from (1) to (8), and system restrictions from (9) to (15) the *differential mode model* (DMM) for the proposed circuit, in a most compact form, is described by

$$2L \widetilde{i}_{LDM} = e_{DM} - v_S, \qquad (24)$$

$$v_{CDM} = v_S, \tag{25}$$

where e_{DM} is the differential mode voltage (DMV) injected by the 5LCHB inverter; i_{LDM} is the total differential mode current (DMC), which represents the sum of the DMC of inductances of each H-bridge converter; v_{CDM} is referred to as the total DMV of the output filter capacitors, which represents the sum of DMVs established between corresponding capacitors on each H-bridge converter; and i_{DM} is the DMC on the grid side.

The common mode model (CMM) is given by

$$\frac{L}{2}\dot{i}_{LCM} = e_{CM} - v_{CCM}, \qquad (26)$$

$$2C\dot{v}_{CCM} = i_{LCM} + i_{GC},\tag{27}$$

$$2C_P \dot{v}_{CPCM} = i_{GC}, \qquad (28)$$

$$i_{GC} = \frac{v_S - v_{CCM} - v_{CPCM}}{2R_{GC}},\tag{29}$$

where e_{CM} is the total common-mode voltage (CMV) injected by the 5LCHB inverter; i_{LCM} is referred to as the total common-mode current (CMC) of inductances; v_{CCM} is the total CMV of the output filter capacitors, and v_{CPCM} is the total CMV of the stray capacitors.

The equivalent circuits for the DMM and CMM of the 5LCHB with the proposed passive filter are depicted in Fig. 2.




FIGURE 2. (a) DMM and (b) CMM for the 5LCHB with the proposed DC-link-tied LC filter.

According to Fig. 2(a), the DMM represents the interconnection of the DM injected voltage e_{DM} towards the grid through an inductive impedance. However, as observed in Fig. 2(b) for the CMM, the introduction of the proposed DC-link-tied LC filter creates a low-impedance path that attracts the high-frequency components of the inverter output currents. In consequence, the LGC (on the grid side) is reduced to a value close to zero. It is worth noting that the CMM above described provides a better understanding of the LGC behavior.

IV. ANALYSIS OF CONVENTIONAL PWM STRATEGIES

In what follows, the CMC behavior of the proposed circuit is evaluated under different PWM techniques. In particular, this study focuses on four classical carrier-based PWM methods, namely [22]:

• *Phase-shifted PWM* (PSPWM), which uses multiple phase-shifted carriers, where an appropriate phase shift angle is introduced between the carriers to reduce the harmonic content of the modulated signal,

and, the following three variants of level-shifted PWM (LSPWM) techniques:

- *In-phase disposition* (IPD), where all the carrier signals are in phase,
- *Phase opposite disposition* (POD), where carrier signals below the time axis are shifted 180° concerning those above the time axis,
- Alternative phase opposite disposition (APOD), where two contiguous carriers are shifted 180° from each other.

Both PSPWM and LSPWM methods are commonly used to modulate CHB converters due to the modularity of this topology. Besides, these can be easily implemented in a digital signal processor (DSP). Moreover, most of the PWM techniques used to deal with the LGC issue are based on the LSPWM methods because their computational effort is smaller than in other PWM techniques. Figure 3 depicts the carrier signals disposition concerning the sinusoidal reference to generate the electrical signals for the PWM strategies

 TABLE 1. All possible switching states for the 5LCHB inverter topology.

e_{DM}	S_{11}	S_{12}	S_{13}	S_{14}	S_{21}	S_{22}	S_{23}	S_{24}	State
$2V_{PV}$	1	0	0	1	1	0	0	1	St1
	1	0	0	1	1	0	1	0	St2
	1	0	1	0	1	0	0	1	St3
\mathbf{V}_{PV}	1	0	0	1	0	1	0	1	St4
	0	1	0	1	1	0	0	1	St5
	1	0	1	0	1	0	1	0	St6
0 V	0	1	0	1	0	1	0	1	St7
	1	0	0	1	0	1	1	0	St8
	0	1	1	0	1	0	0	1	St9
	0	1	0	1	1	0	1	0	St10
	1	0	1	0	0	1	0	1	St11
$-V_{PV}$	0	1	1	0	0	1	0	1	St12
	0	1	0	1	0	1	1	0	St13
	0	1	1	0	1	0	1	0	St14
	1	0	1	0	0	1	1	0	St15
$-2V_{PV}$	0	1	1	0	0	1	1	0	St16




FIGURE 3. Carriers disposition for (a) PSPWM, (b) IPD, (c) POD and (d) APOD to generate a five-level waveform.

considered. The gate signals for the 5LCHB are obtained after the comparison of the reference signal (a sinusoidal waveform at the grid frequency) against *n* carriers, where *n* depends on the number of voltage levels *m* at the inverter output [22], [23], i.e., n = m-1. Based on this, the phase-shift angle between carriers in the PSPWM method that cancels out all the harmonic content up to the *kth* carrier group must be computed as $\phi_{cr} = 360^{\circ}/(m-1)$ or by $\phi_{cr} = 180^{\circ}/k$, where *k* is the number of cells [26].

Table 1 collects all possible switching states for the 5LCHB to generate a five-level voltage waveform. Table 2 lists the particular switching states, from Table 1, used on each PWM technique. It is worth noting that the PSPWM method exhibits redundancies of switching states to generate the voltage levels $-v_{PV}$, 0 and $+v_{PV}$. This is in contrast to LSPWM methods that only use one switching state per voltage level.

A. THD ANALYSIS

To evaluate the THD versus the modulation index m_a , it is first considered the case without LGC compensation, i.e., without considering the DC-link-tied capacitor in the circuit of Fig. 1, instead, only a symmetric L output filter is considered. For this analysis, it is important to take into account the frequency

TABLE 2. Particular switching states used	on each PWM technique.
---	------------------------

e_{DM}	PSPWM	IPD	POD	APOD	
$2V_{PV}$	St1	St1	St1	St1	
	St2	St5	St5	St5	
V_{PV}	St3	-	-	-	
v PV	St4	-	-	-	
	St5	-		-	
	St8	St9	St9	St9	
0 V	St9	-	-	_	
0 1	St10	-	-	-	
	St11	-	-	-	
	St2	St12	St12	St12	
$-V_{PV}$	St3	-	-	-	
= v PV	St4	-	-	-	
	St5	-	-	-	
$-2V_{PV}$	St16	St16	St16	St16	

index m_f that plays an important role in the THD contribution. It is common practice to select m_f as an odd integer; which allows harmonic reduction, while avoiding subharmonics due to the odd symmetry of the signal [24], [25].

Considering f_m and f_c as the reference and carrier frequency, the m_a and m_f can be calculated as follows [27]:

$$m_{a,ps} = \frac{\hat{V}_m}{\hat{V}_c},\tag{30}$$

$$m_{a,ls} = \frac{V_m}{\hat{V}_c(m-1)},\tag{31}$$

$$m_f = \frac{f_c}{f_m},\tag{32}$$

where \hat{V}_m and \hat{V}_c are the peak amplitude of the reference and carrier signal, respectively. In addition, $m_{a,ps}$ and $m_{a,ls}$ are the modulation index for the PSPWM and LSPWM methods, respectively. For instance, $m_f = 167$ for a $f_{sw} = 10.02 \ kHz$ (f_{sw} is the switching frequency of the system) and $f_m = 60 \ Hz$ is the grid frequency.

Fig. 4 depicts, in percentage, the output voltage THD (%*THD*_{e14}) and grid side current THD (%*THD*_{i1}) versus the modulation index m_a . Notice that, while the %*THD*_{e14} is similar in all PWM methods, the %*THD*_{i1} is better in the LSPWM method because the LGC contribution in the PSPWM is higher, which severely affects the %*THD*_{i1}. In addition and implementing the LGC compensation, i.e., considering the DC-link-tied capacitors, the *THD*_{i1} of the PSPWM method because the effective switching frequency of the inverter $f_{s,inv}$ in the PSPWM is $4 \times f_{sw}$ instead of f_{sw} observed in LSPWM methods.

B. POWER LOSSES DISTRIBUTION ANALYSIS

This study considers that the 5LCHB is composed by four half-bridge IGBT modules, each module comprising 2 switches (module 1: S_{11} and S_{12} ; module 2: S_{13} and S_{14} ; module 3: S_{21} and S_{22} ; and module 4: S_{23} and S_{24}), as shown in the electrical scheme of Fig. 1. Figure 5 shows, for every




FIGURE 4. Percentage of THD against modulation index m_a for (a) the output voltage %*THD*(e_{14}), and (b) the grid current %*THD*(i_1).




FIGURE 5. Power losses distribution of (a) PSPWM, (b) IPD, (c) POD, and (d) APOD. The power losses are grouped in sets of 4 bars each, a bar per half-bridge module: (from left to right) module 1 to module 4.

PWM technique under study, the conduction and switching losses for each module (one bar per module) considering rated power. These results were obtained employing simulations using the Thermal Module of PSIM software, where the IGBT model is loaded using the curves of the datasheet provided by the manufacturer. The model constructed in this way provides a good approximation of the switching and conduction power losses of the IGBT and its anti-parallel diode. Note that, the power distribution losses are somehow balanced in the PSPWM, while the LSPWM techniques show bigger conduction losses than switching losses. Furthermore, according to Fig. 5, the PSPWM presents the biggest power losses affecting its overall efficiency. Table 3 summarizes and compares the main characteristics of the PWM methods under study.

116924	
--------	--

Parameter	PSPWM	(LSPWM) IPD,POD,APOD			
Device switching frequency f_{psw}	$f_{psw} = f_{cr}$	Different $(\langle f_{psw} \rangle_{avg} = f_{cr}/(m-1))$			
Device conduction period	Same for all power switches	$Q_1 = Q_4, Q_2 = Q_3$			
Switching patterns rotation	Not required	Required			
Inverter frequency $f_{s,inv}$	$(m-1)f_{sw}$	f_{sw}			
Power losses distribution	Similar in all power semiconductors. Conduction losses \approx switching losses	$Q_1 = Q_4, Q_2 = Q_3$ Con- duction losses > switching losses			
Power losses per module	Same in all modules	Different on each module			

TABLE 3. Comparison between the main characteristics of the PWM methods under study.

V. EXPERIMENTAL RESULTS

The 5LCHB inverter with the proposed DC-link-tied LC filter has been tested in a 1 kW experimental prototype. The 5LCHB prototype has been built with four IGBT power modules SKM75GB1200 driven by SKHI22A-R modified gate drivers which can detect and indicate a module in fault, the fault can also be transmitted to other modules and a circuit has been also designed to receive the PWM signals via optic fibers. The modulation schemes are implemented in a control platform based on the TMS320F28335 DSP where a specific circuit was designed to emit the PWM signals via optic fibers.

Figure 6 depicts the experimental system setup. The stray capacitors C_{p1} to C_{p4} are emulated by MKP capacitors, which are connected to a resistor emulating the ground resistance in the ground current path. The experimental prototype parameters are summarized in Table 4. It should be noted that, the voltage at the input of the inverter is selected considering that the maximum voltage at the inverter output is the addition of the voltages at the input of each cell (v_{PV}) and considering the required voltage for power injection in a single-phase grid with 120 V RMS, then the selected voltage at the inverter output is 220 V. Moreover, the parasitic capacitance values C_{P1} to C_{P4} are chosen considering [21], where the parasitic capacitance value has been measured for different models of PV panels operating under different conditions and also considering [28], where a set of reference values are given. The R_{GC} value was set according to the average resistivity of soils and resistance of single rods (the most commonly used) which are described in [29]. Moreover, C_{DC1} and C_{DC2} are defined based on the energy required by the load, considering the current through them and the voltage supplied by the DC source in each cell. In fact, these capacitances were oversized to ensure suitable operation of the inverter since this issue is not a matter of study in this paper. Finally, the parameters for the proposed LC filter were selected considering the base values described in [30]. The evaluation tests consider the analysis of the switching pattern of each PWM method, time response, frequency response, and the efficiency comparative study of the PWM strategies.

Figures 7, 8 and 9 show, for the modulation schemes (LSPWM) IPD, POD and APOD, the inverter output voltage




FIGURE 6. Experimental prototype set-up.

TABLE 4. Experimental prototype parameters.




FIGURE 7. (From top to bottom) Inverter output voltage and gates signals for the (LSPWM) IPD scheme.

 e_{DM} and the gate signals per semiconductor device S_{11} to S_{24} . It can be observed that the switching pattern on each modulation technique is able to generate a five-level signal after the combination of the switching signals of each semiconductor device. Moreover, as a consequence of these commutation signals, the inverter output voltage displays a five-level voltage signal on every modulation scheme. Notice that, the semiconductors are only switched during a small period of time. This means that high efficiency of the 5LCHB inverter is expected out of these modulation techniques.

The five-level output voltage of the inverter e_{DM} and the commutation signals for each semiconductor device S_{11} to S_{24} regarding PSPWM scheme are shown in Fig. 10. Notice that, the modulation scheme is able to generate a five-levels output voltage. However, the commutation signals show that the power semiconductors are switching during the complete fundamental period. This means that the conduction and commutation losses of the power converter are increased by employing this modulation scheme.

Figures 11, 12, 13 and 14 depict the steady-state responses of the IPD, POD and APOD schemes, respectively, in the




FIGURE 8. (From top to bottom) Inverter output voltage and gates signals for the (LSPWM) POD scheme.




FIGURE 9. (From top to bottom) Inverter output voltage and gates signals for the (LSPWM) APOD scheme.




FIGURE 10. (From top to bottom) Inverter output voltage and gates signals for the PSPWM scheme.

case where the DC-link tied capacitors C_1 , C_2 , C_3 , C_4 have been disconnected. Each figure shows (from top to bottom) the inverter output voltage e_{DM} , grid current i_1 and LGC i_{GC} . As above mentioned, the waveform of i_{GC} depends on the CMV variations; hence, the i_{gc} waveforms for the IPD, POD and APOD schemes are all similar, they all reach peaks close to 1.2 A. However, the PSPWM modulation shows an i_{GC} with peaks of about 2 A, and with a different waveform due to the different switching patterns of the power devices. Moreover, the RMS value of current i_{GC} is around 355 mA, 338 mA, and 364 mA for IPD, POD and APOD modulations techniques, respectively; whereas the RMS value for PSPWM is 1.22 A. These are all greater than the 300 mA imposed by the standard DIN VDE 0126-1-1 [31], [32], [33]. Moreover, this high LGC value propagates towards the grid currents causing a perceptible distortion in these currents.

Figure 15 depicts the transient responses of the grid currents i_1 , i_2 and i_{GC} under the IPD scheme after connection




FIGURE 11. Steady state response of (from top to bottom) inverter output voltage, grid current and LGC for (LSPWM) IPD scheme without the DC-link-tied capacitors.




FIGURE 12. Steady state response of (from top to bottom) inverter output voltage, grid current and LGC for (LSPWM) POD scheme without the DC-link-tied capacitors.

of the DC-link-tied capacitors C_1 , C_2 , C_3 , C_4 . Notice that, i_{GC} is significantly reduced and, as a side effect, the passive filter guarantees good performance of the grid currents. As observed, a distortion appears at zero-crossings, however, this issue can be addressed by implementing the control loop. Figures 16 and 17 show the results for POD and APOD techniques, respectively. Notice that, similar results are obtained as those of the IPD scheme, that is, LGC mitigation is achieved together with properly filtered grid side currents. It should be remembered that the CMC, represented by the LGC, is propagated to the DMC to produce the actual grid side currents. Figure 18 presents the PSPWM scheme performance, where it is worth noticing the effectiveness of the proposed DC-link-tied LC filter at minimizing the i_{GC} , whose high-frequency components have been filtered out and their effect on the grid currents is minimized. As a result, after connecting the proposed DC-link-tied LC filter, a highquality grid current waveform and a significant reduction of i_{GC} are obtained no matter what PWM techniques are in use. The connection of the proposed DC-link-tied passive filter prevents the circulation of the i_{GC} toward the electrical grid. That is, the filter forces the LGC to recirculate through the converter before reaching the electrical grid. As a side effect, the converter CMC increases, which may cause a slight reduction in the overall efficiency.

In the following, the steady state response for the PWM modulations applied to the 5LCHB with the overall proposed DC-link-tied LC filter is presented. Figure 19 (from top to bottom) shows the output voltage e_{DM} , grid side current




FIGURE 13. Steady state response of (from top to bottom) inverter output voltage, grid current and LGC for (LSPWM) APOD scheme without the DC-link-tied capacitors.




FIGURE 14. Steady state response of (from top to bottom) inverter output voltage, grid current and LGC for PSPWM scheme without the DC-link-tied capacitors.




FIGURE 15. Transient response of (from top to bottom) grid side currents, and LGC for (LSPWM) IPD before and after connecting the overall proposed DC-link-tied filter.




FIGURE 16. Transient response of (from top to bottom) grid side currents and LGC for (LSPWM) POD before and after connecting the overall proposed DC-link-tied filter.

 i_1 and i_{GC} , which reveal that the LGC is effectively compensated. Although a residual i_{GC} remains in the ground path, the RMS value of i_{GC} is well below the limit and




FIGURE 17. Transient response of (from top to bottom) grid side currents and LGC for (LSPWM) APOD before and after connecting the overall proposed DC-link-tied filter.




FIGURE 18. Transient response of (from top to bottom) grid side currents, and LGC for PSPWM before and after connecting the overall proposed DC-link-tied filter.




FIGURE 19. Steady state response of (from top to bottom) inverter output voltage, grid side current and LGC for (LSPWM) IPD with the overall proposed DC-link-tied filter.

also a high-quality grid side current waveform is obtained. Similar experimental results were obtained for POD, APOD and PSPWM techniques. The results for the aforementioned PWM algorithms are shown in Figs. 20, 21 and 22, respectively.

In what follows, the frequency contents of the signals generated in the system composed by the converter and the DC-link-tied passive filter are analyzed. As expected, the frequency contents of the signals derived from level-shifted PWM methods are very similar among them, as observed in Figs. 23, 24 and 25. The harmonic content caused by these PWM methods is effectively compensated, out of which the THD for i_o is within the requirements for power injection. In addition, the dominant harmonics of the injected voltage e_{DM} appear as a side-band, around m_f , which is defined as $m_f = f_{sw}/f_g$. It is worth noticing that, in the PSPWM




FIGURE 20. Steady state response of (from top to bottom) inverter output voltage, grid side current and LGC for (LSPWM) POD with the overall proposed DC-link-tied filter.




FIGURE 21. Steady state response of (from top to bottom) inverter output voltage, grid side current and LGC for (LSPWM) APOD with the overall proposed DC-link-tied filter.




FIGURE 22. Steady state response of (from top to bottom) inverter output voltage, grid side current and ground current for PSPWM with the overall proposed DC-link-tied filter.




FIGURE 23. FFT of the inverter output voltage and grid side current for (LSPWM) IPD with the proposed DC-link-tied LC filter.

scheme, the dominant harmonics appear as a side-band centered around $4m_f$. In consequence, the THD of the 5LCHB inverter output current is smaller in the PSPWM scheme than in the level-shifted methods as observed in Fig. 26.

PWM method	$\mathrm{THD}_{e_{DM}}$	THD_{i_1}	i_{GC} w/o cap	i_{GC} with cap	$f_{s,inv}$	η_{EURO}	η_{CEC}	i_1 ripple
PSPWM	37.1%	0.89%	1.22 A_{RMS}	$29.3 \mathrm{mA}_{RMS}$	40 kHz	92.17%	93.67%	19.89 mA
(LSPWM) IPD	37.2%	1.60%	$355\mathrm{mA}_{RMS}$	$18.7\mathrm{mA}_{RMS}$	10 kHz	95.3%	96.51%	264.10 mA
(LSPWM) POD	37.2%	1.61%	$338\mathrm{mA}_{RMS}$	$21.6\mathrm{mA}_{RMS}$	10 kHz	95.3%	96.51%	264.11 mA
(LSPWM) APOD	37.2%	1.61%	$364\mathrm{mA}_{RMS}$	$20.6\mathrm{mA}_{RMS}$	10 kHz	95.3%	96.5%	264.11 mA

TABLE 5. Summary results of the 5LCHB inverter with the proposed DC-link-tied LC filter.




FIGURE 24. FFT inverter output voltage and grid side current for (LSPWM) POD with the proposed DC-link-tied LC filter.




FIGURE 25. FFT inverter output voltage and grid side current for (LSPWM) APOD with the proposed DC-link-tied LC filter.




FIGURE 26. FFT inverter output voltage and grid side current for PSPWM with the proposed DC-link-tied LC filter.

Next, a comparative efficiency study is performed. For this, the Thermal Module tool of PSIM has been used, which allows the calculation of the switching and conduction losses of the complete 5LCHB inverter structure. The simulation involves more realistic power devices, whose model is described based on information recuperated from the datasheet. The efficiency η of the 5LCHB inverter topology




FIGURE 27. Efficiency analysis for the modulation schemes under study (IPD, POD, APOD and PSPWM).

operating under each PWM method, in the power range of 50 W to 1 kW, is calculated as $\eta = (P_{in} - P_{losses})/P_{in}$, where P_{in} is the total power consumption on the DC side, and P_{losses} represents the total power losses in all power switches of the 5LCHB inverter. The European efficiency (η_{EURO}) and the California Energy Commission efficiency (η_{CEC}) are used to take into consideration that the efficiency changes concerning the injected power level. The efficiency curves are depicted in Fig. 27. Notice that, the curves for the level-shifted PWM schemes show higher efficiency values than the PSPWM strategy because, in this latter, the power devices are switching continuously along the whole grid period. A summary of the above results is listed in Table 5, which considers as key parameters both the inverter output voltage and the grid side current THDs (THD_v, THD_{i_1}) as well as the effective frequency under each PWM method, the LGC magnitude before and after the connection of the DC-link-tied capacitors (i_{GC} without DC-link-tied capacitors, i_{GC} with DC-link-tied capacitors) and the efficiencies η_{EURO} and η_{CEC} .

VI. CONCLUSION

This paper has focused on the study of a passive LC solution to suppress the common-mode current in a photovoltaic transformerless five-level cascade H-Bridge inverter. The proposed solution consists of a 5LCHB inverter plus a proposed specific connection of an LC output filter. This particular connection of the output filter has been referred to as a DC-link-tied filter. The proposed solution was assessed under four typical PWM strategies known as PSPWM, IPD, POD, and APOD obtaining a considerable reduction in the RMS values of the CMC well bellow of the 300 mA_{RMS} [28]. For

the proposed solution, the common and differential mode models were derived to get a better description of the system operation. In particular, the common-mode model revealed the benefits of the proposed DC-link-tied filter structure, which forced the common mode current produced by the common mode voltage, to recirculate in the inverter before reaching the grid side connection, thus considerably reducing the leakage ground currents. The proposed system was evaluated in a 1 kW prototype under the four conventional multicarrier PWM strategies. The results showed that the highest RMS value of the leakage ground current was for the PSPWM strategy reaching a value of 29.3 mA, while the lowest value was for the IPD reaching a value of 18.7 mA. In conclusion, the 5LCHB inverter with the proposed DClink-tied LC filter structure is suitable for transformerless applications, as it complies with the international regulation, which establishes a maximum of 300 mA_{RMS} for the leakage ground current. It was also shown that the η_{CEC} for IPD, POD, and APOD was $\eta_{CEC} > 96\%$, while for the PSPWM strategy was $\eta_{CEC} > 93.5\%$. On the other hand, the η_{EURO} for IPD, POD, and APOD was $\eta_{CEE} > 95\%$, while for the PSPWM strategy was $\eta_{EURO} > 92\%$ according to Table 5.

REFERENCES

- B. Yang, W. Li, Y. Zhao, and X. He, "Design and analysis of a grid-connected photovoltaic power system," *IEEE Trans. Power Electron.*, vol. 25, no. 4, pp. 992–1000, Apr. 2010.
- [2] X. Zhu, H. Wang, R. Sun, H. Wang, W. Zhang, X. Deng, and X. Yue, "Leakage current suppression of single-phase five-level inverter for transformerless photovoltaic system," *IEEE Trans. Ind. Electron.*, vol. 68, no. 11, pp. 10422–10435, Nov. 2021.
- [3] X. Hu, Y. Zhang, X. Liu, Z. Yu, T. He, and L. Mao, "A non-isolated step-up DC-AC converter with reduced leakage current for grid-connected photovoltaic systems," *IEEE Access*, vol. 8, pp. 71907–71916, 2020.
- [4] H. Xiao, "Overview of transformerless photovoltaic grid-connected inverters," *IEEE Trans. Power Electron.*, vol. 36, no. 1, pp. 533–548, Jan. 2021.
- [5] L.-M.-D. Le, "Analytical expressions of time-domain responses of protection circuits to ISO reverse transients in automotive applications," *IEEE Access*, vol. 10, pp. 54742–54750, 2022.
- [6] W. Li, Y. Gu, H. Luo, W. Cui, X. He, and C. Xia, "Topology review and derivation methodology of single-phase transformerless photovoltaic inverters for leakage current suppression," *IEEE Trans. Ind. Electron.*, vol. 62, no. 7, pp. 4537–4551, Jul. 2015.
- [7] Z. Yao and Y. Zhang, "A doubly grounded transformerless PV gridconnected inverter without shoot-through problem," *IEEE Trans. Ind. Electron.*, vol. 68, no. 8, pp. 6905–6916, Aug. 2021.
- [8] R. Barzegarkhoo, S. S. Lee, S. A. Khan, Y. P. Siwakoti, and D. D. Lu, "A novel generalized common-ground switched-capacitor multilevel inverter suitable for transformerless grid-connected applications," *IEEE Trans. Power Electron.*, vol. 36, no. 9, pp. 10293–10306, Sep. 2021.
- [9] E. Lorenzani, G. Migliazza, F. Immovilli, C. Gerada, H. Zhang, and G. Buticchi, "Internal current return path for ground leakage current mitigation in current source inverters," *IEEE Access*, vol. 7, pp. 96540–96548, 2019.
- [10] F. Faraji, A. A. M. Birjandi, and S. M. Mousavietal, "An improved multilevel inverter for single-phase transformerless PV system," *IEEE Trans. Energy Convers.*, vol. 36, no. 1, pp. 281–290, Mar. 2021.
- [11] R. Selvamuthukumaran, A. Garg, and R. Gupta, "Hybrid multicarrier modulation to reduce leakage current in a transformerless cascaded multilevel inverter for photovoltaic systems," *IEEE Trans. Power Electron.*, vol. 30, no. 4, pp. 1779–1783, Apr. 2015.
- [12] F. Wang, Z. Li, H. T. Do, and D. Zhang, "A modified phase disposition pulse width modulation to suppress the leakage current for the transformerless cascaded H-bridge inverters," *IEEE Trans. Ind. Electron.*, vol. 65, no. 2, pp. 1281–1289, Feb. 2018.

- [13] G. Vazquez, P. R. Martinez-Rodriguez, G. Escobar, J. M. Sosa, and R. Martinez-Mendez, "A PWM method for single-phase cascade multilevel inverters to reduce leakage ground current in transformerless PV systems," *Int. Trans. Elect. Energy Syst.*, vol. 26, no. 11, pp. 2353–2369, Mar. 2016.
- [14] I. Gunsal, D. A. Stone, and M. P. Foster, "Suppressing leakage current for cascaded H-bridge inverters in renewable energy and storage systems," *IEEE Trans. Ind. Electron.*, vol. 68, no. 11, pp. 11035–11043, Nov. 2021.
- IEEE Trans. Ind. Electron., vol. 68, no. 11, pp. 11035–11043, Nov. 2021.
 [15] X. Guo, X. Wang, C. Wang, Z. Lu, C. Hua, and F. Blaabjerg, "Improved modulation strategy for singe-phase cascaded H-Bridge multilevel inverter," *IEEE Trans. Power Electron.*, vol. 37, no. 3, pp. 2470–2474, Mar. 2022.
- [16] M. Shahabadini and H. Iman-Eini, "Leakage current suppression in multilevel cascaded H-bridge based photovoltaic inverters," *IEEE Trans. Power Electron.*, vol. 36, no. 12, pp. 13754–13762, Dec. 2021.
- [17] S. S. Lee, Y. P. Siwakoti, C. S. Lim, and K.-B. Lee, "An improved PWM technique to achieve continuous input current in common-ground transformerless boost inverter," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 67, no. 12, pp. 3133–3136, Dec. 2020.
- [18] D. Dong, F. Luo, D. Boroyevich, and P. Mattavelli, "Leakage current reduction in a single-phase bidirectional AC-DC full-bridge inverter," *IEEE Trans. Power Electron.*, vol. 27, no. 10, pp. 4281–4291, Oct. 2012.
- [19] Y. Zhou and H. Li, "Analysis and suppression of leakage current in cascaded-multilevel-inverter-based PV systems," *IEEE Trans. Power Electron.*, vol. 29, no. 10, pp. 5265–5277, Oct. 2014.
- [20] Y. Gu, W. Li, Y. Zhao, B. Yang, C. Li, and X. He, "Transformerless inverter with virtual DC bus concept for cost-effective grid-connected PV power systems," *IEEE Trans. Power Electron.*, vol. 28, no. 2, pp. 793–805, Feb. 2013.
- [21] H. Schmidt, B. Burger, and C. Siedle, "Gefährdungspotenzial transformatorloser wechselrichter—Fakten und gerüchte," in *Proc. 18th Symp. Photovoltaische Sonnenenergie*, 2003, pp. 89–98.
- [22] M. Angulo, P. Lezana, S. Kouro, J. Rodriguez, and B. Wu, "Level-shifted PWM for cascaded multilevel inverters with even power distribution," in *Proc. IEEE Power Electron. Spec. Conf.*, Jun. 2007, pp. 2373–2378.
- [23] J. F. Martinez-Garcia, P. R. Martinez-Rodriguez, G. Escobar, G. Vazquez-Guzman, J. M. Sosa-Zuñiga, and A. A. Valdez-Fernandez, "Effects of modulation techniques on leakage ground currents in a grid-tied transformerless HB-NPC inverter," *IET Renew. Power Gener.*, vol. 13, no. 8, pp. 1250–1260, 2019.
- [24] G. Schettino, C. Nevoloso, R. Miceli, A. O. Di Tommaso, G. Scaglione, C. Cecati, and C. Buccella, "Experimental comparative analysis of efficiency and THD for a three-phase five-level cascaded H-bridge inverter controlled by several MC-PWM schemes," in *Proc. 47th Annu. Conf. IEEE Ind. Electron. Soc. (IECON)*, Oct. 2021, pp. 1–6.
- [25] S. Manasa, R. V. Parimala, and V. Chayapathy, "Advanced pulse width modulation techniques for cascaded multilevel inverters," in *Proc. Int. Conf. Sustain. Energy Intell. Syst. (SEISCON)*, 2011, pp. 259–265.
- [26] B. P. McGrath and D. G. Holmes, "Multicarrier PWM strategies for multilevel inverters," *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 858–867, Aug. 2002.
- [27] A. Fri, R. E. Bachtiri, A. E. Ghzizal, and A. Naamane, "Triphase symmetrical cascaded multilevel inverter (5L) for PV systems controlled by various multicarrier PWM strategies," *Energy Proc.*, vol. 62, pp. 543–554, Jan. 2014.
- [28] Technical Information Leading Leakage Currents, SMA Solar Technol., Niestetal, Germany. Accessed: Sep. 7, 2021.
- [29] IEEE Recommended Practice for Grounding of Industrial and Commercial Power Systems, vol. 142, IEEE Ind. Appl. Soc., Power Syst. Technol. Committee, Inst. Elect. Electron. Eng., Piscataway, NJ, USA, 2007.
- [30] J. M. Sosa, P. R. Martinez-Rodriguez, G. Escobar, G. Vazquez, A. A. Valdez-Fernandez, and J. F. Martinez-Garcia, "Analysis and validation for an inverter-side current controller in LCL grid-connected power systems," *J. Mod. Power Syst. Clean Energy*, vol. 8, no. 2, pp. 387–398, Mar. 2020.
- [31] X. Guo, "Three-phase CH7 inverter with a new space vector modulation to reduce leakage current for transformerless photovoltaic systems," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 5, no. 2, pp. 708–712, Jun. 2017.
- [32] A. K. Gupta, M. S. Joshi, and V. Agarwal, "Improved transformerless gridtied PV inverter effectively operating at twice the switching frequency with constant CMV and reactive power capability," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 8, no. 4, pp. 3477–3486, Dec. 2020.
- [33] "Selbsttätige Freischaltstelle zwischen einer netzparallelen Eigenerzeugungsanlage und dem öffentlichen Niederspannungsnetz," DKE Deutsche Kommission Elektrotechnik Electronik Informationstechnik im DIN un VDE, Germany, Tech. Rep. DIN VDE 0126-1-1, 2006.



GERARDO VAZQUEZ-GUZMAN (Senior Member, IEEE) was born in Mexico, México, in September 1977. He received the B.S. degree in electronic engineering from the Technical Institute of Apizaco, Tlaxcala, México, in 2003, the M.S. degree in electronic engineering from the National Center of Research and Technological Development, Cuernavaca, México, in 2006, and the Ph.D. degree in electrical engineering from the Technical University of Catalonia, Barcelona, Spain, in 2013.

In 2009, he was a Visiting Scholar at Aalborg University, Aalborg, Denmark. In 2012, he joined the Electronics Department, Technological Institute of Superior Studies of Irapuato, as a full-time Professor-Researcher. His research interests include the analysis and design of power electronics converters, renewable energy systems, and grid-connected converters.



ALEJANDRO ROLAN-BLANCO received the Ph.D. degree in electrical engineering from the Technical University of Catalonia, Barcelona, Spain, in 2012. From 2008 to 2013, he worked as an Assistant Professor with the Department of Electrical Engineering, Technical University of Catalonia. From 2013 to 2015, he moved to the Department of Industrial Systems Engineering and Design, Jaume I University, Castelló de la Plana, Spain. From 2015 to 2020, he worked as an Asso-

ciate Professor at the Institut Químic de Sarria, Ramon Llull University, Barcelona. Since 2020, he has been working with the Department of Automatic Control, Technical University of Catalonia. His research interests include grid integration of renewable energy sources, power system quality, and electrical machine control. He is a fellow of Serra Húnter from the Government of Catalonia, Spain.



PANFILO R. MARTINEZ-RODRIGUEZ (Senior Member, IEEE) received the Ph.D. degree in applied science from the Instituto Potosino de Investigacion Cientifica y Tecnologica A. C. IPICYT, San Luis Potosí, México, in 2007. From 2006 to 2016, he was a full-time Professor with the Tecnologico de Mexico, Instituto Tecnologico Superior de Irapuato, TecNM-ITESI, Mexico. Since 2017, he has been a Professor-Researcher at the Facultad de Ciencias,

Universidad Autonoma de San Luis Potosi, Mexico. His research interests include power electronics applications, the modeling, design, and control of power electronics converters applied to the improvement of the electrical power quality, and the electrical energy conversion from non-conventional electrical power sources.



JUAN A. VERDIN-CRUZ was born in Guanajuato, Mexico. He received the B.Eng. and M.S.E. degrees in electronic engineering from the Tecnologico Nacional de Mexico/Instituto Tecnologico Superior de Irapuato, Guanajuato, in 2020 and 2022, respectively. His research interests include single-phase and three-phase transformerless PV systems, modulation techniques for multilevel inverters, and power electronics systems for renewable energy systems.



GERARDO ESCOBAR-VALDERRAMA (Senior Member, IEEE) received the Ph.D. degree from the Signals and Systems Laboratory, LSS-SUPELEC, Université de Paris XI, France, in 1999. From 2008 to 2012, he was a Principal Scientist with the Power Electronics Group, ABB Switzerland Ltd. He is currently a Full Professor-Researcher with the School of Engineering and Sciences, Tecnologico de Monterrey, Nuevo Leon, Mexico. His main research interests

include modeling, analysis, and control design of power electronic systems, and their applications in renewable energy systems, power quality, grid integration, active filters, inverters, dc–dc converters, multilevel converters, batteries, electrical drives, wind power, photovoltaic systems; as well as nonlinear control design, adaptive control, repetitive control, and their applications in current control, voltage balance, grid synchronization, and harmonic compensation. He is a member of the National Research Fellows System Level 3 (SNI-3) of the National Council of Science and Technology CONACyT, Mexico. He served as an Associate Editor for the IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, from 2007 to 2016, and for the IEEE TRANSACTIONS ON POWER ELECTRONICS, from 2013 to 2020.



DIEGO LANGARICA-CORDOBA (Member, IEEE) received the Ph.D. degree in engineering from the Universite de Paris Sud XI, Orsay, France, in 2014. He is currently a Researcher at the School of Sciences, Autonomous University of San Luis Potosi (UASLP), San Luis Potosí, Mexico. His current research interests include nonlinear control theory, power conversion, renewable energy, and electric vehicles.



SAMUEL ITURRIAGA-MEDINA (Member, IEEE) received the M.Sc. degree in electronics engineering from the Technological Institute of Superior Studies of Irapuato (ITESI), Guanajuato, Mexico, in 2017. He is currently pursuing the Ph.D. degree with the School of Sciences, Autonomous University of San Luis Potosi (UASLP), San Luis Potosi, Mexico. His main research interests include the design, modeling, and control of power converters applied to

renewable energy systems and power quality.



JORGE L. LOPEZ-SARABIA (Member, IEEE) received the degree in mechatronics engineering from the Universidad Modelo, Merida, Yucatan, Mexico, in 2018, and the M.Sc. degree in energetic engineering from the Tecnologico de Monterrey, Monterrey, Nuevo Leon, Mexico, in 2019, where he is currently pursuing the Ph.D. degree in engineering sciences. His main research interest includes modeling, analysis, and control of power electronic systems, and their applications in renewable energy systems.