# Wide-Band Compact 1.8 V-0.18 µm CMOS Analog Front-End for Impedance Spectroscopy

J. Pérez-Bailón<sup>10</sup>, M. T. Sanz-Pascual<sup>10</sup>, Member, IEEE, B. Calvo, Senior Member, IEEE,

and N. Medrano<sup>(D)</sup>, Senior Member, IEEE

Abstract-In this letter, a fully integrated configurable 2 front-end for Impedance Spectroscopy (IS) is presented. The 3 circuit includes fully differential in-phase and quadrature chan-4 nels, using a transconductor (TC)-transimpedance (TI) approach. 5 The input TC, shared for both channels, is based on a pro-6 grammable degenerated differential pair to attain low-noise  $_{7}$  programmable-gain, while identical TI<sub>I/O</sub> with embedded syn-8 chronous rectification provide both I,Q outputs, filtered through 9 fc adjustable Gm-C integrators. It exhibits a programmable gain 10 ranging from 0 dB to 40 dB with 87 MHz bandwidth, ampli-11 tude and phase recovery errors below 1.9% and 2.5° respectively 12 and an input referred noise floor of 16.7 nV/,/Hz. The result is 13 a high-performance very compact topology with a total power 14 consumption of 292 µW at a 1.8 V power supply, thus consti-15 tuting an appropriate solution for full on chip multichannel IS 16 systems.

17 *Index Terms*—Low-voltage low-power (LVLP), CMOS ana-18 log front-end, impedance spectroscopy (IS), synchronous 19 demodulator, system on chip (SoC).

# I. INTRODUCTION

ANY emerging sensors, especially those based on bio and nano-materials, rely on Impedance Spectroscopy (IS), i.e., the sensor information is obtained from tis impedance extraction over a specific frequency interval. However, despite its promising applications —from environmental monitoring to molecular/DNA/proteins diagnosis— the use in portable and wearable scenarios is hindered by the lack of suitable high performance low-voltage low-power (LVLP) on-chip electronic interfaces [1]–[7]: designs [1], [2] use discrete components; [3]–[5] present high power and area consumption; [1], [5], [6] are single-channel, not being capable of recovering the real and imaginary components of the impedance under test. In addition, the trend towards the

20

AO1

Manuscript received July 16, 2021; accepted August 16, 2021. This work was supported in part by the Ministerio de Ciencia e Innovación under Grant PID2019-106570RB-I00/AEI/10.13039/501100011033. This brief was recommended by Associate Editor J. Goes. (*Corresponding author: J. Pérez-Bailón.*)

J. Pérez-Bailón, B. Calvo, and N. Medrano are with the Group of Electronic Design, University of Zaragoza, 50009 Zaragoza, Spain (e-mail: jorgepb@unizar.es; becalvo@unizar.es; nmedrano@unizar.es).

M. T. Sanz-Pascual is with the Electronics Department, Instituto Nacional de Astrofísica, Óptica y Electrónica, Puebla 72840, Mexico (e-mail: materesa@inaoep.mx).

Color versions of one or more figures in this article are available at https://doi.org/10.1109/TCSII.2021.3107613.

Digital Object Identifier 10.1109/TCSII.2021.3107613



Fig. 1. Dual-phase analog front-end structure for IS: (a) classic structure; and (b) proposed structure.

integration of sensor arrays to permit multi-parameter sen- 34 sor fusion imposes even more demanding design restrictions, 35 with increasing operating frequencies to widen the appli- 36 cation scenarios. Among the multichannel CMOS IS read- 37 out approaches [8]–[10], the analog lock-in-based Frequency 38 Response Analysis (FRA) technique seems an appropri-39 ate solution potentially featuring the required LVLP high 40 frequency constraints. It is based on dual phase sensitive 41 detection (PSD) to extract the response of low signal-to-42 noise ratio (SNR) sensor signals at a reference frequency  $f_0$ . 43 Typically, as shown in Fig. 1a, the impedance sensor sig-44 nal  $V_{in}$  (f<sub>0</sub>,  $\phi$ ) is amplified (IA-instrumentation amplifier) 45 and then multiplied by two mixers I, Q driven by quadrature square signals (f<sub>0</sub>,  $\theta = 0^{\circ}$ ), (f<sub>0</sub>,  $\theta = 90^{\circ}$ ). The resulting 47 signals are low-pass filtered to extract the DC components  $V_x$ ,  $V_y$ , proportional to the real and imaginary components, 49 from which the signal magnitude |Z| and phase  $\phi$  can be 50 recovered. 51

This letter presents the design of an analog dual-phase <sup>52</sup> FRA-IS read-out recovering simultaneously both I and Q <sup>53</sup> responses, while meeting the LVLP constraints with an ultracompact topology and widening the state-of-art operating <sup>55</sup> frequencies up to the 100 MHz range (molecular and cell <sup>56</sup> range), contributing to the creation of the next generation of <sup>57</sup> lab-on-chip devices. <sup>58</sup>

1549-7747 © 2021 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information. 36

AQ2



Fig. 2. Proposed fully configurable TC-TI-M structure with dual I/Q output. Schematic view.

# II. DESIGN

The block diagram of the proposed IS front-end is shown in Fig. 1b. Compared with previous structures, to enhance CMRR and reduce noise, a fully differential configuration is considered. It is based on an open-loop Transconductor-Transimpedance (TC-TI) approach [11], [12], with shared input TC and two identical I, Q quadrature TIs with embedded mixer (TI-M<sub>I,Q</sub>). These strategies result in an enhanced bandwidth with better area and power efficiency. Both DC V<sub>x</sub> and V<sub>y</sub> I, Q outputs are simultaneously recovered after fully integrated LPFs, implemented using the G<sub>m</sub>-C integrator reported ro in [13], optimized to work in this application.

Fig. 2 shows its schematic. The input signal is driven to the 71 72 TC input stage through a Quasi Floating Gate (QFG) structure  $_{73}$  to allow direct sensor/front-end coupling, setting V<sub>cm</sub> = 0.9 V <sup>74</sup> and a high pass frequency  $f_{c,H} = 1/2\pi R_{OFG}C_{in}$ . The capac- $_{75}$  itance  $C_{in}$  = 1 pF (MIM) and  $R_{QFG}$  is a NMOS transistor, 76 whose equivalent resistance can be modified through the gate <sup>77</sup> voltage V<sub>ctrl</sub>, adjusting f<sub>c.H</sub>, in a 6.7 Hz-172 kHz range to filter 78 low-frequency noise and undesired signal contributions, regu-<sup>79</sup> lating the operating frequency range. The TC-stage (Fig. 2) is <sup>80</sup> based on a NMOS-input Flipped Voltage Follower degenerated <sup>81</sup> through a 5-bit array of symmetrical resistances R<sub>TC</sub>, imple-82 mented with MOS-switches in series with POLY-resistances. The input differential voltage is buffered to R<sub>TC</sub> and con-83 84 verted to current. The TC output currents are copied to I, Q <sup>85</sup> TIs through the current mirrors M<sub>N</sub>-M<sub>N'</sub>, and converted back <sup>86</sup> to voltage using POLY resistors  $R_{LOAD} = 35 \text{ k}\Omega$ , achieving <sup>87</sup> overall programmable gains  $G = R_{LOAD}/R_{TC}$  from 0 dB to 88 40 dB in 10 dB steps and 100 MHz bandwidth, allowing to <sup>89</sup> fit different target applications.

The embedded-multiplication technique is based on [14]: 1 taking the TI-M<sub>I</sub> for the following explanation, in each 2  $M_{N'}$ -M<sub>2</sub> TI output current branch two M<sub>3</sub> split matched 3 transistors are introduced, with their gates driven by comple-4 mentary control signals (V<sub>sqI</sub> and its inverse  $\overline{V_{sqI}}$ , f<sub>0</sub>, in phase 5 with the input signal) and connected to the R<sub>LOAD</sub> outputs 5  $V_{out,I}^{\pm}$ . In this way, M<sub>3</sub> act as embedded mixers, providing 97 an output  $V_{out,I} = (V_{out,I}^+ - V_{out,I}^-)$  according to  $V_{sqI}$  and  $\overline{V_{sqI}}$ 



Fig. 3.  $G_m$ -C structure to filter the output signal: (a) Basic diagram; and (b) Schematic view [13].

variation and the I synchronously rectified signal is obtained. <sup>98</sup> By replicating this TI structure, but with the quadrature control signals  $V_{sqQ}$  and  $\overline{VsqQ}$  the dual-phase architecture with <sup>100</sup> both I and Q outputs is achieved. <sup>101</sup>

The output  $G_m$ -C integrator is shown in Fig. 3. It is 102 a differential-input single-output architecture in unity gain 103 closed-loop feedback configuration. 104

The integrating C is a 50 pF MOS capacitor; the  $G_m$  is based 105 on a classic mirrored OTA that keeps constant the V–I conversion gain ( $M_1$ ,  $g_{m1}$ ), while both  $G_m$  reduction and tuning are done in the output current transfer section, exploiting a  $M_2$ - $M_3$  108 cascode current mirror steering technique as the most suitable choice to effectively reduce the  $G_m$ , while preserving a good 110 power-area-dynamic range trade-off. It presents a tuneable cutoff frequency  $f_c$  ranging from 66 mHz up to 2.5 kHz, with 112 a power consumption of 5.4  $\mu$ W, an area of 0.014 mm<sup>2</sup> and 113 a DR > 70 dB. 114

59



Fig. 4. Layout view of the proposed structure.



Fig. 5. 5-bit {a0-a4} programmable-gain, with High Pass Filtering control applied to minimum gain.

#### 115

## **III. PERFORMANCE**

The proposed IS read-out has been designed in the 0.18  $\mu$ m The proposed IS read-out has been designed in the 0.18  $\mu$ m CMOS technology from UMC. The power supply is 1.8 V Ha and a bias current I<sub>Bias</sub> = 25  $\mu$ A is set for the TC-TI-M structure (Fig. 3) and I<sub>Bias</sub> = 0.5  $\mu$ A for the G<sub>m</sub>-C integrators (Fig. 3). It presents a total power consumption of 292  $\mu$ W and Ha an active area of 0.0569 mm<sup>2</sup> including the fully integrated G<sub>m</sub>-Cs. The layout view of the proposed system is shown in Ha Fig. 4.

Fig. 5 shows the 5-bit programmable gain post-layout frequency response, ranging from 0 dB to 40 dB. The bandwidth  $f_{c,LP}$  is kept around 100 MHz (varies from 87 MHz at maximum gain, 123 MHz at 0 dB). For the minimum gain setup, the frequency response for variable V<sub>ctrl</sub> is also shown: he high pass cutoff frequency  $f_{c,HP}$  can be adjusted from 10 6.7 Hz (V<sub>ctrl</sub> = 1.1 V) up to 172 kHz (V<sub>ctrl</sub> = 0.5 V).

Fig. 6 shows the behaviour of the synchronously rectime tified dual-phase outputs for an input signal of 1 mV at a f<sub>0</sub> = 10 kHz and maximum gain, with V<sub>sqI</sub> and V<sub>in</sub> in phase. For this case, the theoretical V<sub>x,theo</sub> =  $(2/\pi)2V_{in}Gcos(\theta) =$ 135 127.3 mV, while after filtering V<sub>outI</sub>, the recovered V<sub>x</sub> is 136 V<sub>x,rec</sub> = 125.8 mV, showing a relative error of 1.2 %.

Fig. 7a shows the simulated  $V_{out}$  DC I,  $V_x$ , and 138 Fig. 7b the recovered input amplitude and its error, for 139 an AC input voltage ranging from 100 nV to 5 mV



Fig. 6. Synchronously rectified  $V_{out}I$  and  $V_{out}Q$  outputs. Input signal: amplitude = 1 mV,  $f_0 = 10$  kHz in phase with  $V_{sq}I$ , gain = 40 dB.



Fig. 7. Recovered performance at 0 dB, 20 dB and 40 dB gain: (a) DC output I ( $V_x$ ) vs input signal amplitude from 100 nV to 5 mV; (b) recovered input signal amplitude and error (%); and (c) recovered phase and error (°) for a constant 1 mV input signal.

at 0 dB, 20 dB and 40 dB gain configurations,  $f_0 = {}_{140}$ 10 kHz in-phase with  $V_{sqI}$  and with the LPF cutoff set to {}\_{141}  $f_c = 10$  Hz. 100

90

80

60

50

40

30

20

10

0

90

80

70

60

50

40

30

20

10

0

10

θ shift (°)

10<sup>1</sup>

104

10

10<sup>3</sup>

103

10<sup>4</sup>

Frequency (Hz)

(a)

10

G 70

|Z| magnitude,

Recovered Z magnitude and phase with their full-scale errors Fig. 8. (w/o calibration): recovered vs theoretical for 0 dB, 20 dB and 40 dB gain (a) magnitude and (b) phase.

10<sup>4</sup>

Frequency (Hz)

**(b)** 

10

10

0

-2 N

-4

-6

-8

-10

10

%

error (

-2

√ **-10** 10<sup>7</sup>

Gain 40dB -8

10

error (%) 2

Gain 40dB

10<sup>6</sup>

Fig. 7c shows the recovered phase and its error at a fixed 143 mV input amplitude,  $f_0 = 10$  kHz,  $f_c = 10$  Hz varying 1 144 <sup>145</sup> the input phase ( $\phi$ ) from 0° to 90°; note that phase offset 146 calibration can be performed to optimize phase recovery.

To validate this proposal, a Z impedance composed of 147 resistor  $R = 100 \Omega$  in parallel with a capacitor C = 500 nF148 a 149 as shown in Fig. 1b is used. Excited with an AC current, 150 this generates the input voltage, Vin, driven through the 151 QFG to the input pair of the TC-stage. The two resulting <sup>152</sup> DC output voltages ( $V_x$  and  $V_y$ ) at the branches Q and I 153 are used to recover the phase shift and magnitude -or the 154 real and imaginary components- of the impedance Z accord-155 ing to

$$|Z| = \frac{\pi}{2} \frac{1}{G} \sqrt{V_x^2 + V_y^2}$$
(1)  
 
$$\theta = \operatorname{atan}(V_y/V_x)$$
(2)

Fig. 8 shows, the recovered magnitude and phase for an AC 158 <sup>159</sup> input current of 100  $\mu A_{pp}$  at 19 different frequencies over the 160 25 Hz-10 MHz range, operating at 0 dB, 20 dB and 40 dB <sup>161</sup> and a  $f_{c,HP} = 6.7$  Hz ( $V_{ctrl} = 1.1$  V), which renders the worst 162 case recovery errors. Fig. 8a shows the recovered magnitude 163 compared to the theoretical value and Fig. 8b shows the recov-164 ered phase compared to its theoretical value. The full-scale Z 165 magnitude (Fig. 8a) and phase (Fig. 8b) recovery errors are 166 below 3.3 % and 4.8 % for all the frequency range and gain 167 configurations.



Fig. 9. Recovered Z magnitude and phase (w/o calibration), 40 dB gain: corner analysis (a) magnitude and (b) phase; and (c) temperature dependence at  $f_{in} = 5$  kHz.

Fig. 9 shows the corner and temperature analysis at 40 dB 168 gain, with their full-scale errors. Fig. 9a and Fig. 9b display 169 the corners for the recovered Z magnitude and phase, showing 170 recovery errors below 5.6% (magnitude) and 5.5% (phase). 171 Fig. 9c presents the temperature dependence at fin 5 kHz; 172 recovery errors are below 7% for both magnitude and phase. 173

A comparison of the performance of the proposed structure 174 with other previously reported works operating over 100 kHz 175 is presented in Table I. The input-referred noise is given for 176 both maximum and minimum gain in a frequency range from 177 6.7 Hz ( $V_{ctrl} = 1.1 \text{ V}$ ) up to 87 MHz (40 dB gain) or 123 MHz <sup>178</sup> (0 dB gain). 179

TABLE I Comparison With Previously Reported Works

Parameter	This work	[9]'13	[16]'13	[17]'15	[8]'16	[15]'20	[18]'20	[19]'21	[3]'21
Results	Sim	Exp	Sim	Exp	Sim	Sim	Exp	Sim	Exp
Mag&Phase recovery	Yes	Yes	Yes	Yes	No	Yes	Yes	Yes	Yes
LPF integrated	Yes, tuneable	Yes	N/A	No	Yes	Yes	Yes	Yes	N/A
CMOS (µm)	0.18	0.18	0.18	Arduino-based	0.18	0.18	0.18	0.18	0.065
Supply (V)	1.8	1.8	$\pm 0.9$	N/A	1.8	1.8	1.8	1.8	1.8, 3.3
Power (W)	291.6µ	37m	28m	N/A	482µ	36.1µ	311.4µ	544µ	9.6m
Gain (dB)	0-40	N/A	N/A	N/A	39-59	0-20	N/A	7-48	24
Freq. range (Hz)	6.7–87M	15M-20M	100-580k <sup>(b)</sup>	0.01 <b>-</b> 100k	1.1M	0.1–1M	DC-100k	100-10M	1k-10M
Noise (nV/ $\sqrt{Hz}$ )	224.4-16.7	N/A	NA	N/A	N/A	189.6	80fA/√Hz @100Hz	N/A	14.2 @10-100k
Phase recov error	<2.5° / <1°(a)	N/A	<2.2°	<3°	N/A	<1.7°	<10% <sup>(c)</sup>	<1.8°(c)	≤4.32°
Amp recov error	<1.9%	N/A	<2.5%	<5%	<10%	N/A	<10% <sup>(c)</sup>	<1% <sup>(c)</sup>	N/A
Area (mm <sup>2</sup> )	0.0569	5	0.4	N/A	0.03	N/A	0.208	1.95	16 (die, 8ch)
CMRR (dB)	164.4@100k	N/A	N/A	N/A	78@100kHz	55.3@N/A	N/A	N/A	N/A
FoM <sub>1</sub>	0.477µ/0.191µ	N/A	42.5m	N/A	N/A	N/A	6.48m	190.9µ	8.3m <sup>(d)</sup>
FoM <sub>2</sub>	0.362µ	N/A	48.3m	N/A	131.45µ	N/A	6.48m	106.1µ	N/A

N/A Not Available; <sup>(a)</sup> without/with phase offset calibration; <sup>(b)</sup> increased to 10 MHz for minimum gain; <sup>(c)</sup>Recovered Z error; <sup>(d)</sup>For an area of 2 mm<sup>2</sup>/channel.

<sup>180</sup> Two FoMs are proposed based on [15], to compare the <sup>181</sup> behaviour of our structure with previously reported works.

Fom 
$$FoM_1 = \frac{Power \ [\mu W] * area(mm^2) * Phase \ error[^\circ]}{Frequency \ range \ [Hz]}$$
 (3)  
Fom  $FoM_2 = \frac{Power \ [\mu W] * area(mm^2) * Magnitude \ error[\%]}{Frequency \ range \ [Hz]}$  (4)

The proposed TC-TI- $M_{I,Q}$  topology, with a common TC and the mixers embedded in the TI structures, results in a low area (0.0569 mm<sup>2</sup>) and low power (291.6  $\mu$ W) consumption solution, with the largest frequency range -close to 100 MHzamong the reviewed works in Table I and a tuneable gain range of 40 dB, while keeping both recovery errors within competitive values. Overall, it reports the best performancetor consumption trade-off as shown by FoM<sub>1</sub> and FoM<sub>2</sub>.

192

# IV. CONCLUSION

A fully integrated reconfigurable dual-phase analog front-<sup>194</sup> end for impedance spectroscopy has been presented, based on <sup>195</sup> a fully differential approach. The proposed mixer-embedded <sup>196</sup> structure results in a compact solution (0.0569 mm<sup>2</sup> area) with <sup>197</sup> a wide bandwidth of 87 MHz, a programmable gain from 0 dB <sup>198</sup> to 40 dB and a low power consumption of 291.6  $\mu$ W, paving <sup>199</sup> the way for full on chip multichannel wideband IS systems.

### 200

AQ3

# REFERENCES

- [1] J. J. Montero-Rodríguez, A. J. Fernández-Castro, D. Schroeder, and
  W. Krautschneider, "Development of an impedance spectroscopy device
  for on-line cell growth monitoring," *Electron. Lett.*, vol. 53, no. 15,
  pp. 1025–1027, 2017.
- [2] D. Chowdhury and M. Chattopadhyay, "Study and classification of cell bio-impedance signature for identification of malignancy using artificial neural network," *IEEE Trans. Instrum. Meas.*, vol. 70, pp. 1–8, 2021.
- [3] J. Lee, S. Gweon, K. Lee, S. Um, K.-R. Lee, and H.-J. Yoo,
  "A 9.6-mW/Ch 10-MHz wide-bandwidth electrical impedance tomography IC with accurate phase compensation for early breast cancer detection," *IEEE J. Solid-State Circuits*, vol. 56, no. 3, pp. 887–898, Mar. 2021.
- [4] P. Ciccarella *et al.*, "Impedance-sensing CMOS chip for noninvasive light detection in integrated photonics," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 63, no. 10, pp. 929–933, Oct. 2016.

- [5] P. Murali *et al.*, "A CMOS gas sensor array platform with Fourier 216 transform based impedance spectroscopy," *IEEE Trans. Circuits Syst.* 217 *I, Reg. Papers*, vol. 59, no. 11, pp. 2507–2517, Nov. 2012.
- [6] R. P. Burns, J. Dunning, and M. J. Fu, "A low-cost bioimpedance 219 phase angle monitor for portable electrical surface stimulation burn 220 prevention," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 68, no. 4, 221 pp. 1118–1122, Apr. 2021. 222
- [7] G. Huertas, A. Maldonado, A. Yúfera, A. Rueda, and J. L. Huertas, "The 223 bio-oscillator: A circuit for cell-culture assays," *IEEE Trans. Circuits* 224 *Syst. II, Exp. Briefs*, vol. 62, no. 2, pp. 164–168, Feb. 2015.
- [8] P. M. M. Hernández, M. T. S. Pascual, and B. Calvo, "Micropower 226 CMOS lock-in amplifier for portable applications," *Electron. Lett.*, 227 vol. 52, no. 10, pp. 828–830, 2016. 228
- [9] A. Hu and V. P. Chodavarapu, "General-purpose high-speed integrated 229 lock-in amplifier with 30 dB dynamic reserve at 20 MHz," *Analog Integr.* 230 *Circuits Signal Process.*, vol. 75, no. 3, pp. 369–382, 2013.
- H. Jafari, L. Soleymani, and R. Genov, "16-channel CMOS impedance 232 spectroscopy DNA analyzer with dual-slope multiplying ADCs," *IEEE 233 Trans. Biomed. Circuits Syst.*, vol. 6, no. 5, pp. 468–478, Oct. 2012. 234
- [11] J. Kim and H. Ko, "Reconfigurable voltage/current readout instrumentation amplifier for cardiovascular health monitoring," in *Proc. IEEE Int.* 236 *Symp. Circuits Syst. (ISCAS)*, Florence, Italy, 2018, pp. 1–4.
- [12] A. Rao *et al.*, "An analog front end ASIC for cardiac electrical 238 impedance tomography," *IEEE Trans. Biomed. Circuits Syst.*, vol. 12, 239 no. 4, pp. 729–738, Aug. 2018. 240
- J. Pérez-Bailón, B. Calvo, and N. Medrano, "A CMOS low pass filter 241 for SoC lock-in-based measurement devices," *Sensors*, vol. 19, p. 5173, 242 Nov. 2019. 243
- [14] O. J. Cinco-Izquierdo, M. T. Sanz-Pascual, C. A. de la Cruz-Blas, and 244
   B. Calvo-López, "Low power CMOS chopper preamplifier based on 245 source-degeneration transconductors," in *Proc. IEEE Latin Amer. Symp.* 246 *Circuits Syst. (LASCAS)*, San Jose, Costa Rica, 2020, pp. 1–4. 247
- [15] A. Márquez, N. Medrano, B. Calvo, and J. Pérez-Bailón, "A dual synchronous demodulator for phase sensitive detection applications," in 249 *Proc. IEEE Int. Instrum. Meas. Technol. Conf. (I2MTC)*, Dubrovnik, 250 Croatia, 2020, pp. 1–6.
- H. Huang and S. Palermo, "A TDC-based front-end for rapid impedance 252 spectroscopy," in *Proc. IEEE MWSCAS*, Columbus, OH, USA, 2013, 253 pp. 169–172.
- S. Grassini, S. Corbellini, E. Angelini, F. Ferraris, and M. Parvis, "Low-255 cost impedance spectroscopy system based on a logarithmic amplifier," 256 *IEEE Trans. Inst. Meas.*, vol. 64, no. 5, pp. 1110–1117, May 2015. 257
- [18] B. Shen and M. L. Johnston, "DC-100 kHz tunable readout IC for 258 impedance spectroscopy and amperometric measurement of electrochemical sensors," in *Proc. IEEE Int. Midwest Symp. Circuits Syst.* 260 (*MWSCAS*), Springfield, MA, USA, 2020, pp. 651–654. 261
- [19] S.-I. Cheon, S.-J. Kweon, Y. Kim, S. Ha, and M. Je, "A power-efficient, 262 wide-frequency-range impedance measurement IC using frequency-shift 263 technique," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, Daegu, 264 South Korea, 2021, pp. 1–5.