

This is the peer reviewed version of the following article:

Gutiérrez, E., Hernández, L. & Cardes, F. (2017). VCO-based sturdy MASH ADC architecture. *Electronics Letters*, 53(1), 14-16,

which has been published in final form at

<https://doi.org/10.1049/el.2016.3345>

This article may be used for non-commercial purposes in accordance with Wiley Terms and Conditions for Use of Self-Archived Versions.






Fig. 3. Proposed VCO-based-SMASH

architecture, so the first VCO ( $VCO_1$ ) is connected to an up-down counter. The count-up input of the counter is connected to  $VCO_1$  and the count-down input is connected to the feedback path coming from the second stage. The second VCO ( $VCO_2$ ) works similarly as a typical open loop VCO-ADC (Fig.2.a). All the subtraction operations are thus made in the digital domain and the output data are directly sampled from the first stage. Quantization error from the first stage is calculated as the difference of the actual up-down counter output and its sampled value. In the proposed system, this difference will take only two levels in spite that the counter output is multibit if we set the maximum oscillation frequency of  $VCO_1$  below half the sampling rate,  $f_{osc,1} \leq f_s/2$ . Therefore,  $e(t)$  is a single-bit digital signal and  $VCO_2$  can be implemented as a switched-ring oscillator (SRO) [10].




Fig. 4 Practical implementation of a VCO-based-SMASH with an up-down triggered counter in the first stage

Unlike SMASH- $\Delta\Sigma$  architectures implemented with discrete integrators, the quantization error cancellation in the VCO-based-SMASH architecture is completely independent with respect to the first-stage VCO gain. As can be seen in Fig.2.b, the first-stage VCO is not involved in the sigma-delta loop, that is closed afterwards, around the counter. This means no specific gain requirements in the first-stage VCO to achieve the desired noise shaping order in the architecture.

**Simulation results:** Behavioural level simulations of the system of Fig.4 have been made, obtaining the results shown in Fig.5. The instantaneous oscillation frequency of each VCO is defined by the rest oscillation frequency  $f_{o,i}$  and an oscillation frequency gain  $K_{VCO,i}$ , both of them expressed Hz units. Input signal  $s(t)$  is considered dimensionless:

$$f_{osc,i} = f_{o,i} + K_{VCO,i} \cdot s(t) \quad s(t) \in [-1, 1] \quad (2)$$

In the simulations,  $f_{o,i}$  and  $K_{VCO,i}$  are normalized with respect to the sampling frequency  $f_s$ .




Fig. 5. Behavioural simulations; a. single-tone input, b. dynamic range

Fig.5.a shows the output spectrum for a single-tone input at -6dBFS, obtaining a signal-to-noise ratio (SNDR) equal to 86 dB with the oversampling ratio (OSR) equals 512. Fig.5.b depicts the dynamic range plot which reaches 88 dB. The oscillation frequency parameters are similar than in Fig.5.a.

As it was stated previously, the proposed architecture is insensitive to gain mismatches in  $VCO_1$ . Fig.6 shows two simulation examples in which  $f_{o,1}$  (Fig.6.a) and  $K_{VCO,1}$  (Fig.6.b) have been modified with respect to the values used in Fig.5.a. Although the SNDR is defined by the gain of the first oscillator (equivalent to changing the full scale in a conventional  $\Delta\Sigma$  modulator), second order noise shaping is always observed.




Fig. 6.  $VCO_1$  mismatch simulations; a.  $f_{o,1}$  mismatch, b.  $K_{VCO,1}$  mismatch

**Conclusion:** The architecture of a 1-1 VCO-based-SMASH is proposed. The main novelty is the removal of the digital noise cancellation filters using VCOs and asynchronous digital blocks without any linear analogue circuitry. In addition, the proposed architecture is insensitive to the first stage VCO gain errors. The loop of the first stage is closed through an edge-triggered up-down counter in the digital domain and no direct coupling from the input signal is needed in the second stage. All these features may make the proposed architecture suitable for the design of mostly digital ADCs focused towards low power and low area systems.

**Acknowledgment:** This work was supported by the CICYT project TEC2014-56879-R, Spain

E. Gutierrez, L. Hernandez and F. Cardes (*Electronics Technology Department, Carlos III University, Madrid, Spain*)

E-mail: eric.gutierrez@uc3m.es

## References

- Annema, A.-J.; Nauta, B.; van Langevelde, R.; Tuinhout, H., "Analog circuits in ultra-deep-submicron CMOS," *Solid-State Circuits, IEEE Journal of*, vol.40, no.1, pp.132,143, Jan. 2005
- A. Iwata, N. Sakimura, M. Nagata and T. Morie, "The architecture of delta sigma analog-to-digital converters using a voltage-controlled oscillator as a multibit quantizer," in *IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing*, vol. 46, no. 7, pp. 941-945, Jul 1999.
- M. Z. Straayer and M. H. Perrott, "A 12-Bit, 10-MHz Bandwidth, Continuous-Time  $\Sigma\Delta$  ADC With a 5-Bit, 950-MS/s VCO-Based Quantizer," in *IEEE Journal of Solid-State Circuits*, vol. 43, no. 4, pp. 805-814, April 2008.
- A. Wiesbauer, D. Straussnigg, L. Hernandez, F. Cardes, "System and Method for an Oversampled Data Converter", Patent US 20140270261 A1, Sep 2014.
- A. Babaie-Fishani and P. Rombouts, "True high-order VCO-based ADC," in *Electronics Letters*, vol. 51, no. 1, pp. 23-25, 1 8 2015.
- L. Hernandez, "VCO based multi-stage noise shaping ADC," in *Electronics Letters*, vol. 48, no. 4, pp. 206-208, February 16 2012.
- W. Yu, J. Kim, K. Kim and S. Cho, "A Time-Domain High-Order MASH  $\Delta\Sigma$  ADC Using Voltage-Controlled Gated-Ring Oscillator," in *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 60, no. 4, pp. 856-866, April 2013.
- N. Maghari, S. Kwon, G. C. Temes and U. Moon, "Sturdy MASH  $\Delta\Sigma$  modulator," in *Electronics Letters*, vol. 42, no. 22, pp. 1269-1270, Oct. 26 2006.
- L. Hernandez and E. Gutierrez, "Analytical Evaluation of VCO-ADC Quantization Noise Spectrum Using Pulse Frequency Modulation," in *IEEE Signal Processing Letters*, vol. 22, no. 2, pp. 249-253, Feb. 2015.
- A. Elshazly, S. Rao, B. Young and P. K. Hanumolu, "A Noise-Shaping Time-to-Digital Converter Using Switched-Ring Oscillators - Analysis, Design, and Measurement Techniques," in *IEEE Journal of Solid-State Circuits*, vol. 49, no. 5, pp. 1184-1197, May 2014.