# A High-Voltage Characterisation Platform For Emerging Resistive Switching Technologies

Jiawei Shen\*, Andrea Mifsud\*<sup>†</sup>, Lijie Xie\*, Abdulaziz Alshaya\*, Christos Papavassiliou\*

\*Department of Electrical and Electronic Engineering, Imperial College London, SW7 2BT, UK <sup>†</sup>Centre for Bio-Inspired Technology, Institute of Biomedical Engineering, Imperial College London, SW7 2AZ, UK

Corresponding author email: jiawei.shen17@imperial.ac.uk

Abstract-Emerging memristor-based array architectures have been effectively employed in non-volatile memories and neuromorphic computing systems due to their density, scalability and capability of storing information. Nonetheless, to demonstrate a practical on-chip memristor-based system, it is essential to have the ability to apply large programming voltage ranges during the characterisation procedures for various memristor technologies. This work presents a 16x16 high voltage memristor characterisation array employing high voltage CMOS circuitry. The proposed system has a maximum programming range of  $\pm 22V$  to allow on-chip electroforming and I-V sweep. In addition, a Kelvin voltage sensing system is implemented to improve the readout accuracy for low memristance measurements. This work addresses the limitation of conventional CMOS-memristor platforms which can only operate at low voltages, thus limiting the characterisation range and integration options of memristor technologies.

Index Terms—2T1R, memristor array, on-chip electroforming

## I. INTRODUCTION

The term "memristor", a portmanteau of memory and resistor, was coined by Chua in 1971 [1]. Starting with a circuit theoretic notion of symmetry and completeness, Chua argued that a two-terminal circuit element whose operation is defined by a relationship between flux linkage and charge must exist and be a fourth fundamental circuit element. Due to their compact structure and promising compatibility with conventional CMOS manufacturing, memristors and memristor crossbar arrays have been widely utilized in logic circuits [2], neuromorphic computing [3], machine learning [4] and image processing applications [5].

The conventional selector-less memristor crossbar array, which typically consists of orthogonal metal lines termed as word lines and bit lines, offers low power consumption and high density memristor integration. However, due to the selector-less configuration, a large sneak current is usually present during the writing and reading operations which can significantly corrupt the accuracy of cross-point analog resistance measurement [6]. To address this issue, several groups have developed integrated memristor chips which combine a switch-controlled memristor crossbar array, digital interface circuity and memristor characterisation circuits [7] [8]. This kind of integrated memristor-CMOS systems offer efficient hardware solutions for different network sizes and applications



Fig. 1. The top-level architecture of proposed memristor array. The blocks in the red dashed box are the High Voltage circuit and the blue box indicates the entire system implemented on-chip

such as edge computing, and can be scaled up to larger system sizes.

However, these array architectures also have their limitations; (1) their on-chip programming range is limited by the CMOS supply voltage ( $\leq$  5V in conventional CMOS), so they cannot perform the initial irreversible electroforming process required for some memristor families to attain their resistive switching property; (2) as-fabricated memristors are perfectly insulating, high amplitude voltage/current pulses across the device are required to initiate a significant electric conductivity change [9] [10] [12]. The necessary amplitude of the electroforming pulse can vary from a few volts to well over 20V [11] [12] depending on the structure, size and material of the memristors. It is clear that it is desirable to integrate all the necessary functions, including the high voltage (HV) electroforming and low voltage readout functions, on a single chip. By enabling scaling up to arbitrarily large sizes, the fully integrated system introduced here has a great potential to enable the practical implementation of large-scale memristor-based memory.

In this paper we report a fully integrated and reprogrammable 2T1R memristor chip designed in the TSMC 180nm BCD Gen 2 technology node. This chip can electroform devices with voltages up to |22V|, and can also perform read and write operations in the full voltage range from -22V to 22V. In addition, a Kelvin voltage configuration is also integrated in the 2T1R pixel to enable an accurate measurement of the voltage across the memristor, thus eliminating the error introduced by voltage drops across the 2T selector switches and the column switches. The system designed is highly flexible, supports a wide operating range of programming voltage and is suitable for any type of memristors that can be post-processed on this chip.

#### **II. CIRCUIT OPERATION**

### A. Chip level architecture

The block level CMOS chip architecture is shown in Fig. 1. The array consists of two types of pixels: 1) HV 2T1R pixel; 2) HV 2T1R pixel in Kelvin configuration, which will be explained in section II-B and II-C. The array size of each pixel type is 8x16 to form a 16x16 array.

The row circuit includes a HV digital level shifter and a HV digital buffer to drive the HV PMOS made necessary by the limited  $V_{gs}$  swing. The HV level shifter employs an inverse Schmitt trigger topology to minimize the Miller Plateau effect, which is similar to a previous publication [13]. The column circuit, on the other hand, uses a HV bi-directional transmission gate to allow current flowing through the Device Under Test (DUT) in both directions.

The main controller activates the relevant rows and columns depending on operational mode and the location of the selected cell in the array. The periphery circuits required to write/read to/from the device are implemented off-chip due to their large size (especially in the HV domain) and also to enable a higher flexibility. All digital signals are generated and decoded by the 1.8V on-chip integrated digital controller.

The inputs to this chip are; (1) digital 1.8V control signals including the address of the DUT, pulse width and operation mode; (2) analog inputs from an off-chip voltage source to establish the desired programming voltage across activated memristor. The outputs of the proposed system are all analog signals including the current flowing through and the voltage developed across the selected DUT.



Fig. 2. Proposed HV 2T1R array architecture. Horizontal connections for word lines and vertical connections for bit lines

## B. 2T1R Pixel

The structure of proposed 2T1R array is illustrated in Fig.2. The bottom electrode of each memristor is connected to a bit line which will be shared with all the devices of an entire column. Two high voltage transistors are connected to the top electrode of each memristor, and are controlled by separate word lines. The HV NMOS and PMOS are switched separately to control the direction of current flowing through the memristor.

Because of the typical  $V_{GS}$  breakdown constraints of high voltage MOSFETS, the source and bulk terminals of NMOS and PMOS are tied to ground and VDDH respectively so that the voltage of control signals applied to gates are constant and complex  $V_{GS}$  protection circuits can be avoided. The gate voltage of the high side PMOS is generated by a high voltage level shifter (VDDH-5V as logic '1' and VDDH as logic '0') to ensure the  $V_{GS} \leq 5V$  while the gate voltage of NMOS can be simply controlled by a 5V low voltage driver. With an appropriate control sequence and bitline voltages, bidirectional current can flow through the memristor can be established.

#### C. Kelvin configuration

Typical readout circuits measure the total voltage/current on a memristor including its access network. This way both the selected memristor and on-resistance of activated switches affect the measurement. As the resistance of the memristor decreases, so does the accuracy of measurements, as the onresistance of the switches eventually becomes comparable to the LRS (Low Resistance State) of the device. In addition, since a HV supply is used in this chip, the voltage drop across the switches can be significantly higher than the typical low voltage memristor array due to higher currents. To enable a precise measurement of resistance readout, a Kelvin voltage measurement is implemented at the pixel level to accurately sense the voltage across every memristor.



Fig. 3. Proposed 2x2 2T1R pixel with Kelvin voltage sensing nodes



Fig. 4. The proposed array configuration for the set and reset operations. The activated row is marked in red and applied gate voltage shown in the blue dashed boxes. The direction of current is marked using yellow dashed arrows. (a) reset operation: PMOS activated and current flows through memristor to pad (b) set operation: NMOS activated and current flows through pad to memristor

Fig. 3 shows the schematic of proposed 2T1R pixel with the voltage sensing node. M1 and M2 form the transmission gate used to pass the voltage at top electrode of memristor (V1) to the column-level bitline connection  $BL_{kelvin}$ . D1 and D2 are the bulk-drain parasitic diodes of M1 and M2. Current source  $I_B$  and R form a gate voltage protection circuit. This voltage probe is controlled by a row-level signal  $IB_{CTRL}$ . When this voltage sensing circuit is activated, a biasing current flows through a passive resistor which generates  $V_G = I * R + V_S$ . On the other hand, when off, there is no current hence  $V_G = V_S$ when not activated. The source and bulk terminals of M1 and M2 are tied together to ensure symmetry so that  $V_{GS}$  and  $V_{BS}$ for M1 and M2 will not reach breakdown with the generated gate voltage. The voltage across DUT can be accessed by enabling a specific row  $IB_{CTRL}$ ,  $WL_{P,N}$  and connecting a specific column  $BL_{Kelvin}$  to pad by decoder. The current used for controlling Kelvin switches flows through M1 and whichever of the 2T switches is activated, so that it does not flow through a memristor and affect the readout measurement result. For each column, an additional voltage sensing probe with same configuration is employed for BL to measure the voltage at bottom plate of memristor. The proposed circuit allows simultaneous measurement of  $I_{memristor}, V_1$  and  $V_{BL}$ via three pads.

## D. Read/Write operation

The read/write operation for the chip is performed by selecting the address of the DUT, defining the pulse width and applying the required read/write voltage. As shown in Fig. 4(a), the reset operation is implemented by pulling the top plate of memristor to VDDH via PMOS and connecting the bottom plate of memristor to the external voltage supply. The voltage across the memristor is  $V_{DDH} - V_{PAD}$ . The gate voltage of the PMOS swings from  $V_{DDH}$  to  $V_{DDH} - 5v$  with a user-defined pulse width. Similarly, the set operation is implemented by pulling the top plate of the MMOS so that the voltage across memristor is  $-V_{PAD}$ . The gate voltage of the NMOS so that the voltage across memristor is  $-V_{PAD}$ . The gate voltage of the NMOS swings from ground to 5V. Switch 1 and switch 2 shown in Fig.4 have the same configuration as the Kelvin switch discussed in section II-C for bi-directional conduction.

### **III. RESULTS**

The proposed circuits are designed in a TSMC 180nm BCD Gen 2 technology. The maximum programming voltage for the proposed system is set to 22V. The selections of power supplies satisfy the general requirements for electroforming and achieves optimized compromise between HV device layout size and programming range. The simulation is conducted by applying an external voltage supply range from 0-22V to a pad and measuring the current flowing through this pad. The total resistance is calculated from the applied V and measured I values. As this array is designed to characterise memristors and given that there are several types of memristors made of different materials, an ideal resistor was used in simulations instead of a specific behavioral model.

Fig. 5 shows the transient current flowing through the DUT during a programming phase. The applied pulse width is 30ns which is the minimum achievable pulse width in the designed array. A typical reading voltage of  $\pm 0.2V$  is applied to a memristor in  $10M\Omega$  HRS resulting in a stable  $\pm 20nA$ current. To check for the high current situations, the maximum programming voltage of 22V is applied to a memristor in  $1K\Omega$ LRS resulting in approximately  $\pm 15mA$  of current flowing



Fig. 5. Current flow through a DUT with 30ns row enable applied (30ns-60ns); (top) Applying a low voltage to a  $10M\Omega$  HRS memristor results into a small current; (bottom) Applying a high voltage to a  $1k\Omega$  LRS memristor results into a large current. Y-axis: The current flows through DUT. X-axis: transient time (ns)



Fig. 6. Comparison of the readout error for a conventional 2T1R cell against a 2T1R cell with Kelvin voltage sensing. Y-axis: The readout error in percentage (%), X-axis: Sweep of activated memristance (ohms)

through the device. When the memristors have such low memristance, the on-resistance of the switches is significant. In this example it has caused a large readout deviation from the ideal current of 20mA. Consequently, the accuracy of conventional memristance readout circuits which measure the combination of switch on-resistance and memristance rapidly decreases as the memristor approaches its LRS.

To address this issue, a Kelvin voltage sensing configuration is utilized to directly measure the voltage drop across a specific memristor. Fig.6 depicts the improvement in accuracy for the 2T1R cells with Kelvin voltage sensing. Note that for the conventional 2T1R array, the readout result is derived by the pad voltage, the voltage at the top plate of DUT  $V_{TP}$  (0V or 22V) and current measured at readout pad:  $R_{mem} = \frac{V_{PAD} - V_{TP}}{I_{PAD}}$ . On the other hand, for the 2T1R cell with Kelvin voltage sensing, the memristance is derived using two voltage measured at two pads  $V_{BL}$  KELVIN,  $V_{BL}$  and current measured at readout pad:  $R_{mem} = \frac{V_{BL} \ KELVIN}{I_{PAD}}$ . For this design, Fig. 6 shows that the 2T1R pixels, have a maximum readout deviation of approximately 75% at low memristance 500 $\Omega$  indicating that most of the total resistance is due to the on-resistance of the switches rather than that of the memristor. By adding Kelvin



Fig. 7. The layout of designed chip. Yellow box: pixel array; Red box: Row driver and HV level shifter; Green box: Column switches

TABLE I The specifications of proposed array

| Specifications                                      | Unit      | Value     |
|---|-----------|-----------|
| Programming voltage range                           | (V)       | -22 to 22 |
| 2T1R pixel size                                     | (µm)      | 44.5×45   |
| 2T1R pixel size with Kelvin connection              | (µm)      | 91.8×46   |
| Minimum programming pulse width                     | (ns)      | 30        |
| Maximum tolerable current*                          | (mA)      | 20        |
| Power consumption <sup>†</sup>                      | $(\mu W)$ | 400       |
| * Max. current through one DUT at room temperature. |           |           |

<sup>†</sup> Static power consumption when idle.

voltage sensing, the readout deviation is significantly reduced. However it is still higher than 0%, with it being approximately 3% throughout the entire memristance range. For HRS, the readout deviation for both systems are approximately same due to the fact that high memristance dominates. The residual error is caused by a small amount of current flowing through M2 in Fig. 3, which leads to a slight voltage drop. This error can be reduced significantly with direct control of the biasing current.

The layout of proposed system is shown in Fig.7. The layout size is 1300x940um. The column of 2T1R and 2T1R with Kelvin connection are implemented in an interleaved style to reduce the area of the column circuit as the Kelvin connection requires extra column-level switches. The crucial specifications of proposed array is summarized in Table I.

#### **IV. CONCLUSION**

In this paper, a high voltage memristor-based array based on the 2T1R structure is proposed as part of a characterisation platform for emerging resistive devices. The designed array exhibits a wide programming range  $(\pm 22V)$  and is capable of performing HV functionalities such as on-chip electroforming and I-V sweep. In addition, an innovative pixel structure using a 2T1R cell and Kelvin voltage sensing is proposed to reduce the readout error caused by switches and metal tracks. The two pixel flavours offer a compromise between accuracy and area for large memristor arrays and low resistance measurements. In general, the proposed system is applicable for both volatile and non-volatile resistive memories that require high programming voltage and electroforming.

#### REFERENCES

- L.O. Chua. Memristor-the missing circuit element. Circuit Theory, IEEE Transactions on, 18(5):507-519, 1971. ISSN 0018-9324. doi: 10.1109/TCT.1971.1083337.
- [2] S. Kvatinsky, G. Satat, N. Wald, E. G. Friedman, A. Kolodny, and U. C. Weiser, "Memristor-based material implication (imply) logic: Design principles and methodologies," Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol. 22, no. 10, pp. 2054–2066, 2014.
- [3] S. H. Jo, T. Chang, I. Ebong, B. B. Bhadviya, P. Mazumder, and W. Lu, "Nanoscale memristor device as synapse in neuromorphic systems," Nano Letters, vol. 10, no. 4, pp. 1297–1301, 2010.
- [4] M. Zidan, A. Strachan, W. Lu. "The future of electronics based on memristive systems". Nature Electron. 1, 22–29,2018.

- [5] Y. Yilmaz and P. Mazumder, "Image processing by a programmable grid compromising quantum-dots and memristor," Nanotechnology, IEEE Transactions on, vol. 12, no. 6, pp. 879–887, 2013.
- [6] R. Berdan, A. Serb, A. Khiat, A. Regoutz, C. Papavassiliou and T. Prodromakis, "A μ -Controller-Based System for Interfacing Selectorless RRAM Crossbar Arrays," in IEEE Transactions on Electron Devices, vol. 62, no. 7, pp. 2190-2196, July 2015, doi: 10.1109/TED.2015.2433676.
- [7] F. Cai, J. Correll, S. Lee, et al., "A fully integrated reprogrammable memristor–CMOS system for efficient multiply–accumulate operations", Nature Electron 2, 290–299, 2019.
- [8] Y. Yilmaz and P. Mazumder, "A Drift-Tolerant Read/Write Scheme for Multilevel Memristor Memory," in IEEE Transactions on Nanotechnology, vol. 16, no. 6, pp. 1016-1027, Nov. 2017, doi: 10.1109/TNANO.2017.2741504.
- [9] J. P. Strachan, M. D. Pickett, J. J. Yang, S. Aloni, A. L. D. Kilcoyne, G. M. Ribeiro, and R. S. Williams. "Direct identi cation of the conducting channels in a functioning memristive device". Advanced Materials, 2010.
- [10] D. P. Oxley. "Electroforming, Switching and Memory Effects in Oxide Thin Films", Active and Passive Electronic Components, 1977.
- [11] J. Yang, F. Miao, et al., "The mechanism of electroforming of metal oxide memristive switches", Nanotechnology, volume 20-21, 2009.
- [12] S. H. Chang, L. G. Gao B. S. Kang, M. J. Lee C. J. Kim, S. B. Lee, H. K. Yoo and T. W. Noh. "Time-dependent current-voltage curves during the forming process in unipolar resistance switching". Applied Physics Letters, 98:053503, 2011.
- [13] X. Lai, L. Zhong, D Xu, et al., "A Novel Low Delay High-Voltage Level Shifter with Transient Performance Insensitive to Parasitic Capacitance and Transfer Voltage Level", Circuits Syst Signal Process 36, 3598–3615, 2017.