



Department of Electrical and Electronic Engineering

On-Board Health Monitoring of Power Modules in Inverters Driving Induction Motors

Attahir Murtala Aliyu

MEng

Thesis submitted to the University of Nottingham for
the degree of Doctor of Philosophy

October 2016

To
My respected parents,

Abstract

This thesis presents an on-board methodology for monitoring the health of power (converter) modules in drive systems. The ability to keep regular track of the actual degradation level of the modules enables the adoption of preventive maintenance, reducing or even eliminating altogether the appearance of failures during operation, significantly improving the availability of the power devices.

The novelty of this work is twofold: the complete system that is used to achieve degradation monitoring; combining the heating technique (to obtain thermal transient) and the measurement without additional power components such as IGBT, MOSFETS, which affects the reliability, power density and complexity. The only additional component is an analog measurement circuit, which can be integrated into the gate drive board. The test routine is carried out during non-operational periods and idle times. Trains are used as a case study, where checks for degradation are made when the train is not in use, such as at the end of the day, after daily operation or at the start before daily operation and other non-operational periods. It is important to keep the train at standstill while tests are carried out. Hence a methodology to heat the devices with current from the input supply while keeping the motor load at a stand-still is presented. Experimental results obtained from this show that it is possible to implement an on-board health monitoring system in converters which measures the degradation on power modules.

The work uses the concepts of vector control heating and structure function to check for degradation. It puts forward a system that is used on-board to measure the cooling curve and derive the structure function during idle times for maintenance purposes. The structure function is good tool for tracking the magnitude and location of degradation in power modules. Vector control gives the advantage of controlling the motor with field current and torque current (similar concept to DC motors).

Acknowledgement

I would really like to thank my supervisor, Associate Prof. Alberto Castellazzi, for his indefatigable support and encouragement coupled with his invaluable advice, motivation and guidance throughout the project.

I would like to express my gratitude towards my internal examiner Associate Professor Christian Klumpner and external examiner Professor Volker Pickert for volunteering their time and effort to examine and provide the very much needed positive feedback. In particular, my special thanks to Associate Professor Christian Klumpner for giving me positive criticism and guidance during my first year and second year PhD reviews.

Also, my sincere thanks to my friends and colleagues at the PEMC group, Emre, Shajjad, Marija, Manju, Savvas, Bilal, Mahmoud, Nourdeen, Shuai, Xiang, Amir, Asad, Adane, Bassem for making these years worthwhile.

I would like to thank Abdulsalam, Ummi, Abubakar, Fatima, Umar, Amira, Nana, aunt Rakiya, aunt Halima, Baba Muhammad and everyone in my family for always being there as helping hands in all matters. I would like to especially thank my uncle Ismail, for his critical support, advice and motivation.

My friends, Awwal, Shubzy, Kamil, White, Timomo and Khalid, thanks for the constant motivation. To Siyam, you have been a big support during my study.

Last but by no means the least, my deepest love and thanks to my parents Murtala Aliyu and Zainab Aliyu for their unconditional love, support, motivation and confidence in me during all these years. This could not have been possible without them.

Thesis Contribution

The work presented in this thesis has resulted in two conference and one journal publications.

- A.M. Aliyu, S. Chowdhury and A. Castellazzi, "In-situ health monitoring of power converter modules for preventive maintenance and improved availability," *Power Electronics and Applications (EPE'15 ECCE-Europe), 2015 17th European Conference on*, Geneva, 2015, pp. 1-10.
- A.M Aliyu and A. Castellazzi, "Extracting Structure Functions of Power Devices in Induction Motor Drives" *Therminic 2016, Budapest*
- A.M Aliyu and A. Castellazzi," Prognostic System for Power Modules in Converter Systems Using Structure Function" *IEEE Transactions on Power Electronics*, (Under review).

Learning from this activity has also resulted in a Journal

- J. Ortiz Gonzalez, A.M. Aliyu, O. Alatisé, A. Castellazzi, L. Ran, P. Mawby, Development and characterisation of pressed packaging solutions for high-temperature high-reliability SiC power modules, *Microelectronics Reliability*

Contents

Abstract.....	iii
Acknowledgement	iv
Thesis Contribution.....	v
List of Symbols and Acronyms	viii
List of Figures.....	xi
List of Tables	xv
Chapter 1: Introduction.....	1
1.1 Motivation.....	1
1.1.1 Power Module	2
1.2 Aims and Objectives of the Work.....	4
1.2.1 Background.....	5
1.3 Thesis outline.....	6
Chapter 2: Power Modules Structure & Reliability	8
2.1 Introduction	8
2.2 Heat Transfer in Power Devices	8
2.2.1 Analysis (Conduction).....	9
2.3 Structure of Power Modules	13
2.3.1 Die	14
2.3.2 Solder.....	15
2.3.3 Substrate	16
2.3.4 Base Plate.....	17
2.3.5 Silicone Gel	17
2.3.6 Thermal Grease.....	18
2.4 Failure mechanisms	19
2.4.1 Wire-bond Fatigue	19
2.4.2 Solder Fatigue and Solder Voids	22
2.4.3 Aluminium Reconstruction.....	24
2.4.4 Other Failure Mechanisms.....	25
2.4.5 Effects of Failure Mechanisms.....	25
2.5 Monitoring Degradation	25
2.5.1 IGBT Structure and Operation.....	26
2.5.2 Threshold Gate Voltage as TSEP	27

2.5.3 Gate Resistance as TSEP	29
2.5.4 V_{ge} Turn-Off Time as TSEP.....	30
2.5.5 Recovery Rate (di/dt) as TSEP	31
2.5.6 Collector–Emitter Voltage as TSEP	32
2.5.6 Choice of TSEP	34
2.6 Conclusion.....	35
Chapter 3: Representation of Module Structural Features: Thermal Impedance & Structure Functions.....	37
3.1 Introduction	37
3.2 Thermal Networks	39
3.2.1 Derivation of Thermal Network from Physical Model (Cauer).....	41
3.2.2 Derivation of Thermal Networks from Thermal Transient.....	42
3.3 Foster to Cauer Conversion	53
3.4 Structure Function	55
3.4.1 Cumulative Structure Function.....	56
3.4.2 Differential Structure Function.....	57
3.4.3 Computational Issues of the Structure Function.....	58
3.5 Conclusion.....	61
Chapter 4: On-Board Temperature Profile Acquisition.....	62
4.1 Introduction	62
4.2 Measuring Technique	62
4.2.1 Basic Off-line Measurement Method	64
4.3 On-Board Module Heating-Up Method.....	67
4.3.1 Vector Control	68
4.4 Temperature Measurement in the Inverter.....	77
4.5 Conclusion.....	81
Chapter 5: Implementation of On-Board Diagnostics Capability.....	82
5.1 Introduction	82
5.2 Power Inverter	84
5.2.1 Space Vector Modulation Scheme.....	86
5.3 Control.....	89
5.3.1 Closed Loop Control.....	90
5.4 Gate Driver	94
5.5 Measurement Circuit Design	95

5.5.1 Protection Board	99
5.6 Conclusion	102
Chapter 6: Proof of Concept Demonstration	103
6.1 Introduction	103
6.2 Structure Function Capability	103
6.3 Inverter Measurements	106
6.4 Conclusion	117
Chapter 7: Conclusion	118
7.1 Summary	118
7.2 Contribution	118
7.3 Future Work	119
7.4 Application to Other Inverter Topologies	119
Appendix 1	123
A1.1 1D Heat Conduction	123
Appendix 2	125
A2.1 Derivation of convolution form equation	125
A2.2 MATLAB code for transforming Foster network to a Cauer network	126
A2.3 An example of Foster to Cauer Conversion	127
Appendix 3	131
A3.1 Clarke's Transformation	131
A3.2 Principles of an Induction Motor	132
A3.3 Park's Transformation	134
A3.4 Indirect rotor flux orientation	135
References	137

List of Symbols and Acronyms

Symbols	Definition
q_k	The rate at which the heat is transferred by conduction
λ	Thermal Conductivity
A	Surface Area
T	Temperature
ρ	Material Density
c	Specific Heat Capacity
c_v	Volumetric Heat Capacitance
R_{th}	Thermal Resistance
C_{th}	Thermal Capacitance
τ	Time Constant
t	time
Z_{th}	Thermal Impedance
$^{\circ}\text{C}$	Celsius
ppm	Parts Per Million
μ	Micro ($\times 10^{-6}$)
Al	Aluminium
Si	Silicon
Cu	Copper
Al_2O_3	Aluminium Oxide
AlN	Aluminium Nitride
Si_3N_4	Silicon Nitride
AlSiC	Aluminium Silicon Carbide
SiC	Silicon Carbide
AlGaN	Aluminium Gallium Nitride
GaN	Gallium Nitride
AsGa	Arsenic Gallium
BeO	Beryllium Oxide
DBC	Double Bonded Copper
V_{ce}	Collector Emitter Voltage
$V_{ge(th)}$	Threshold voltage

R_G	Gate Resistance
I_h	Heating Current
I_m	Measurement Current
K	Kelvin
m	Milli($\times 10^{-3}$)
R_{gint}	Internal Gate Resistance
Ω	Ohms
V_{ge}	Gate-Emitter Voltage
T_j	Junction Temperature
f	Frequency
n	Nano($\times 10^{-9}$)
ε	Rate of Change of Voltage With Temperature(K factor)
$C\Sigma$	Cumulative Thermal Capacitance
$R\Sigma$	Cumulative Thermal Resistance
$R_{channel}$	Channel Resistance
R_{drift}	Drift Resistance
ω	Angular Speed
V_s	Stator Voltage
V_r	Rotor Voltage
I_s	Stator Current
I_r	Rotor Current
R_s	Stator Resistance
R_r	Rotor Resistance
φ_s	Stator Flux
φ_r	Stator Flux
ω_e	Electrical Speed
ω_r	Rotor Speed
ω_{sl}	Slip Speed
L_o	Magnetizing Inductance
L_r	Rotor Inductance
L_{lr}	Rotor Leakage Inductance
L_{ls}	Stator Leakage Inductance
ζ	Damping Factor

ω_n Natural Frequency

Acronym	Definition
IGBT	Insulated-Gate Bipolar Transistor
CTE	Coefficient of Thermal Expansion
TSEP	Temperature Sensitive Electrical Parameters
TIM	Thermal Interface Material
SEM	Scanning Electron Microscope
SAM	Scanning Acoustic Microscope
NTC	Negative Temperature Coefficient
HV	High Voltage
DUT	Device Under Test
DC	Direct Current
MOSFET	Metal–Oxide–Semiconductor Field-Effect Transistor
NPT	Non-Punch Trough
IEC	International Electrotechnical Commission
DAQ	Data Acquisition
RMS	Root Mean Square
EMF	Electromotive Force
AC	Alternating Current
A/D	Analog to Digital Converter
IM	Induction Motor
FPGA	Field Programmable Gate Array
DSP	Digital Signal Processor
VSI	Voltage Source Inverter
SVM	Space Vector Modulation
HPI	Host Port Interface
PWM	Pulse Width Modulation
CMMR	Common Mode Rejection Ratio
ANPC	Active Neutral Point Clamped
MVD	Medium Voltage Drives
HEMTs	High Electron Mobility Transistors
WBG	Wide Band Gap

List of Figures

Fig 1.1: Power semiconductor devices and applications [1].....	1
Fig 1.2: Illustration of conventional power module cross section	3
Fig 1.3: (Left) Wire-bond lift off (right) solder fatigue and solder voids[11]	3
Fig 2.1: Illustration of one dimensional heat flow	11
Fig 2.2: Cross-section representation of a conventional power module	13
Fig 2.3: Conventional half bridge module with devices connected in parallel.....	15
Fig 2.4: Scanning acoustic microscope image of IGBT and diode solder & cross-section showing solder layer.....	16
Fig 2.5: Bottom and top side of ceramic substrate	16
Fig 2.6 : Baseplate of an IGBT module & plastic housing.....	17
Fig 2.7: Illustration of thermal grease used to fill air gaps[33]	18
Fig 2.8: Thermal conductivity of materials used in a module compared to thermal grease[33]	18
Fig 2.9: SEM image wire-bond lift off [7].....	20
Fig 2.10: Wire-bond subjected to thermo-mechanical stress [37]	21
Fig 2.11: SEM image of wire-bond cracking[7].....	21
Fig 2.12: Relationship between loop height to width ratio and number of cycles to failure[37]	22
Fig 2.13: SAM image of solder between substrate and baseplate indicating solder voids.....	23
Fig 2.14: Acoustic scan showing solder fatigue	23
Fig 2.15: SAM images of cycled solder layer of modules using copper(left) and AlSiC(right) baseplates[38]	24
Fig 2.16: Metallization before power cycling (left) and after (right)[7]	24
Fig 2.17: N-channel IGBT (NPT) cross-section.....	27
Fig 2.18: Inversion channel IGBT	28
Fig 2.19: Basic schematic for threshold voltage measurement.....	28
Fig 2.20: Principle of using R_{gint} as a TSEP	30
Fig 2.21: V_{ge} voltage at different temperatures[46].....	31
Fig 2.22: di/dt measurement circuit	32
Fig 2.23 IGBT Equivalent Circuit [53].....	32
Fig 2.24: V_{ce} measurement showing parasitics.....	33
Fig 3.1: Schematic process of obtaining the structure function.reprinted from [59] ...	38
Fig 3.2: Foster network.....	40
Fig 3.3: Cauer network	40
Fig 3.4: Physical structure indicating heat flow	41
Fig 3.5: Junction temperature and heating current	43
Fig 3.6: Temperatures at different points in a solid structure in relation to distance...	44
Fig 3.7: Thermal impedance curve on a semi-logarithmic scale	46
Fig 3.8: Illustration of data extraction in the graphical method.....	46

Fig 3.9: Thermal impedance represented in the cooling and heating form.....	47
Fig 3. 10: Thermal impedance with fitted curve.....	48
Fig 3.11: Cooling thermal transient.....	50
Fig 3. 12: Cooling thermal transient (log scale).....	51
Fig 3.13: Convolution of thermal transient.....	51
Fig 3.14: Weighting function.....	52
Fig 3.15: Experimental cooling curve, filtered (red) and unfiltered (blue).....	53
Fig 3.16: Experimental convolution form.....	53
Fig 3.17: Cauer Network Analysis.....	53
Fig 3.18: Cumulative structure function.....	56
Fig 3.19: One dimensional heat flow model.....	57
Fig 3.20: Differential structure function.....	58
Fig 3.21: Reference model. [59].....	59
Fig 3.22: Differential structure function showing truncating effects. [59].....	59
Fig 3. 23: Structure functions showing the influence of precision digits.[59].....	60
Fig 4.1: (a) N-Channel IGBT (NPT) Cross Section (b) IGBT Equivalent Circuit[52]	59
Fig 4.2: Relationship between the Collector Emitter Voltage (V_{ce}) and Collector Current (I_c).....	59
Fig 4.3: Measured temperature dependence of v_{ce} for a sense current $I=100mA$	60
Fig 4.4: Cooling curve measurement chart.....	61
Fig 4.5: Measured Cooling Curve.....	62
Fig 4.6: Measured cooling curve (log scale).....	63
Fig 4.7: Windings in an induction.....	64
Fig 4.8: Chart showing the rotation of the current space vector [85].....	66
Fig 4.9: Principle of DC motor.....	67
Fig 4.10: Induction motor represented in $\alpha\beta$	68
Fig 4.11: Rotor flux orientation.....	70
Fig 4.12: Schematic of a DC motor.....	70
Fig 4. 13: Fundamental structure of vector control (IRFO).....	72
Fig 4.14: Simulation of three phase currents.....	73
Fig 4.15: Simulation of junction temperature of top switch (Phase A).....	73
Fig 4. 16: Simulation of three phase inverter showing currents and heated devices ..	74
Fig 4.17: Simulation switching sequence of heated devices.....	74
Fig 4.18: Simulation of rotor speed.....	75
Fig 4.19: Simulation of torque.....	75
Fig 4.20: Illustration of measurement circuit on inverter.....	76
Fig 4.21: Desaturation protection circuit.....	77
Fig 4.22: V_{ce} measurement.....	77
Fig 4.23: V_{ce} calculation using operational amplifiers.....	78
Fig 5.1: Overview of experimental set-up.....	81
Fig 5.2: Schematic of the power converter.....	83

Fig 5.3: Image of power converter	83
Fig 5.4: Space vector diagram	85
Fig 5.5: Block diagram of vector control (IRFO).....	89
Fig 5.6: Control block.....	89
Fig 5.7: Plant transfer function	90
Fig 5. 8: (a) i_{sd} current and reference (b) Phase currents	91
Fig 5.9: Speed and torque of induction motor during heating	92
Fig. 5.10: Gate driver design	92
Fig 5.11: Image of gate driver for 2 IGBTs.....	93
Fig 5.12: Schematic of the for the top device measurement circuit.....	95
Fig 5.13: Simulation of collector emitter voltage	95
Fig 5. 14: Voltages at the output of op-amp2 and node Va	96
Fig 5.15: Output of the measurement circuit	97
Fig 5.16: Schematic of the isolation board	98
Fig 5.17: Image of measurement circuit and isolation board.....	98
Fig 5. 18: Constant voltage measurement using digital multimeter and measurement circuit.....	99
Fig 5. 19: Voltage measurement after the heating pulse.....	99
Fig 5. 20: Temperature change after heating pulse.....	100
Fig 6.1: (a) Acoustic scan of solder layer (b) camera image	102
Fig 6.2: Experimental thermal transients for good and bad diode.....	102
Fig 6. 3: Differential structure function of the (a) solder layer (good and bad) (b) same device with difference at the substrate.....	103
Fig 6.4: Inverter during measurement phase (free-wheeling).....	105
Fig 6.5: First attempt at measurement	105
Fig 6.6: Current and voltage (collector-emitter) of DUT	106
Fig 6.7: Normalized temperature curve	107
Fig 6.8: Measured curves and IV curves using LT1001	108
Fig 6.9: Measurement circuit reference point.....	108
Fig 6.10: I-V curves and measured device current and voltage (LT1360)	109
Fig 6.11: Collector current and collector emitter voltage during measurement using vector control.....	110
Fig 6.12: Junction temperature curves showing good repeatability	111
Fig 6. 13 Differential structure function showing repeatability of this process.....	112
Fig 6.14: Minimum junction temperature (orange) & maximum junction temperature (blue).....	112
Fig 6.15: Variation of ΔT over cycles showing degradation starting after 8000 cycles	113
Fig 6.16: Differential structure function (a) before cycling with the same module and including a film between baseplate & heat-sink (b) comparing initial measurement with no film to measurement after cycling	114
Fig 6. 17: (a) Scanning acoustic microscope at time 0 (b) after 10000 cycles	114
Fig 7.1: Current and Voltage (collector-emitter) of DUT.....	118

Fig 7.2: Single phase ANPC inverter.....	118
Fig 7.3: Switching Sequence and output voltage of a single phase of ANPC [98] ...	119
Fig 7.4: Simulation output current ANPC inverter during maintenance routine	120
Fig 7.5: Simulation of current through DUT during maintenance routine	120

List of Tables

Table 2.1 Comparison of electrical and thermal quantities	12
Table 2.2: Properties of materials used in conventional power module	14
Table 2.3: IEC standards limits	34
Table 4.1: Simulation Parameters.....	76
Table 5. 1: List of equipment.....	84
Table 5.2: Definition of switching states.....	88
Table 5.3 Switching states and space vectors	88
Table 5.4: Motor parameters.....	92
Table 6.1: Set-up parameters	104

Chapter 1: Introduction

1.1 Motivation

Power semiconductors are the basic building blocks of electrical power conversion applications and are central to a number of key societal infrastructures. Fig 1.1 gives an overview of the various silicon based semiconductor devices used for a wide range of power levels and switching frequencies[1]. Most of these applications are integral to our daily lives. In fact, according to [2], electric motors and the systems they drive are the single largest electrical end-use, consuming more than twice as much as lighting, the next largest end-use. It is estimated that electric motor driven systems account for between 43% and 46% of all global electricity consumption[2]. Over 90 % of this is represented by induction motors. About 25-30% of induction motor drives are driven by switched power converters using power semiconductors[3]. The number of switched power converters is growing in motor drive applications, automotive, renewable and other applications.




Fig 1.1: Power semiconductor devices and applications (reprinted from[1])

The drive for ever increasing power density in power electronics has led to tougher requirement of reliability and health management/monitoring as devices are exposed to more and more stressful operational conditions in harsher environment. Power converters that use insulated gate bipolar transistors (IGBT) modules are well established in automotive, rail-traction, aerospace, renewable energy and several other applications where the combination of environmental and load-derived thermal cycling can result in large and unpredictable fluctuations in operational temperature [4].

During operation the semiconductor device induces a temperature field inside the IGBT module, which evolves depending on the mission profile. The power module experiences several local thermal cycles defined by the train acceleration and braking processes [5]. In grid connected photo-voltaic (PV) and wind applications, the temperature variation is also dependent on the operating conditions and the unpredictable variation in the wind speed [6] .

For the sake of clarity in the previous and subsequent sections, some relevant definitions will be introduced:

- Mission profile- is defined as power processed over time of intended operation.
- Reliability- is defined as the ability of an item to perform required function under stated conditions for a certain period of time, which is often measured by probability of failure (chances that the item will fail) and frequency of failure (the number of times the item fails) [7]
- Availability- is defined as the probability to which an item will function as required when needed during the period of a mission. Availability is a function of both reliability and maintainability and is relevant to mainly repairable systems.
- Stress- is defined as the result of an applied force which causes a material to deform.

1.1.1 Power Module

A typical semiconductor power module is made up of different layers and several materials as illustrated in Fig 1.2. This is designed to provide

mechanical stability, electrical insulation and thermal conductivity [8]. The coefficient of thermal expansion (CTE) indicates the change of a component's size with a change in temperature. Specifically, it measures the fractional change in size per degree change in temperature at a constant pressure. As the temperatures of components inside the power module increases and decreases, the different materials expand and contract at different rates; this induces mechanical stress in layers between the different materials. A major reason for failures in IGBT modules is mismatched CTE of the various layers of materials used in their construction. The main failure mechanisms are wire-bond cracking, wire-bond lift off, solder joint fatigue, solder voids, aluminium reconstruction [9]. Fig 1.3 shows some of the main failure mechanisms, wire-bond lift off, solder fatigue and solder voids.

As a result of improvements made in wire bond reliability, it was shown in [10, 11] that solder fatigue of the substrate-to-base interface rather than wire bond lift-off is the limiting reliability factor. It has also been discussed in [8] that the substrate-baseplate location (X) features the highest mismatch in the CTE and the maximum temperature swing. For this reason, the focus is on the substrate-baseplate solder as a region of failure in the power module.




Fig 1.2: Illustration of conventional power module cross section




Fig 1.3: (Left) Wire-bond lift off (right) solder fatigue and solder voids[12]

The failure mechanisms need to be detected in order to prevent abrupt destruction of the devices and subsequent risk of system inoperability. The reliability and the availability are improved by monitoring the failure mechanism. The smaller the time it takes for a system to be repaired/maintained the higher its availability. Therefore to increase availability and detect the impending failure, pre-cursors of failure need to be defined. Some parameters related to the device or device structure are related to the failure mechanisms. The thermal response function (cooling or heating curve) as a result of power step excitation contains information of the device structure. Hence by measuring the thermal response function a change in the structure can be detected. The junction temperature then is an important variable to monitor degradation; the power modules are enclosed and provide no opportunity for a direct measurement of the junction temperature.

1.2 Aims and Objectives of the Work

With the prevalence of induction motor drives in power electronics applications and the need for health monitoring for reliability as motivation; this thesis presents the development and proof-of-concept demonstration of an on-board methodology for monitoring the health of power converter modules in induction motor drives. The aim of this thesis is to present a system that can measure the cooling profile of a power module (3 phase 2-level inverter) to derive the structure function during idle times of the equipment. The structure function, presented in detail in chapter 3 is a powerful tool for tracking the extent and location of degradation in power modules. The stated aim is carried out by combining the power device heating technique and the measurement without additional power components [13], except for the measurement circuit

which consists of only analog components and can be integrated into the gate drive board. Single chip, non-punch through (NPT) power modules have been used in this work. The specifics of other technologies such as trench devices have not been considered. The concept in this work however, can be applied to multichip modules and other IGBT technologies.

In order to implement and validate the on-board health monitoring methodology the objectives are as follows:

- I. Identifying the parameter to be used to measure degradation to meet the aims of the project.
- II. Extracting thermal transients, thermal impedance curves, time-constants and structure function
- III. Implementing a control strategy to heat up devices on a 3 phase 2-level inverter without rotating the motor or changing the connections or adding components
- IV. Designing a measurement circuit that will give an accurate temperature measurement without interfering with the converter operation
- V. Presenting a system prototype to validate on-board health monitoring

1.2.1 Background

Similar research in online health monitoring of power devices/modules have been carried out in the past. Prognostic real-time systems in [14, 15] present a method that uses compact thermal models to predict temperatures of inaccessible locations of a power module; the information then obtained is combined with data about the reliability analysis to predict failure mechanisms. Although those methods might be able to predict failure, they give an estimate, hence doesn't provide the actual variation in the quantity of the failure mechanism. Also, as time elapses the aging of the power modules will affect the integrity of the thermal model. Adaptive models for real-time monitoring have been presented in [16-20], which compare physical measurements with a model estimate to accurately track the junction temperature of the device under consideration. The limitations of [16-18] are

that they use the collector emitter voltage, which is noisy and intermittent due to the non-linearity of the I-V characteristic of the IGBT, hence this method is dependent on the operating region. [19] requires extending the turn-on time by making modifications to the gate drive in order to measure the temperature online. In [20] temperature sensors need to be embedded in the baseplate to detect the change in temperature distribution, this method is affected by the positioning of the sensors.

As opposed to the real-time monitoring solutions, which take measurements of the TSEP of the device during operation of the inverter, in the methodology proposed here, measurements are taken when the system is not operation(during maintenance routines). The in-situ method in [21-23] to which this work mainly makes reference to, works by injecting external currents into the power module during idle times. The high current is injected externally to heat the devices. The methods presented in these papers show the ability to successfully measure degradation due to wire-bond lift off and solder fatigue by measuring the voltage at high currents (wire-bonds) and the heating curve (solder fatigue). However, in [21-23] a set of relays need to be inserted to select which device undergoes test, somewhat limiting of the applicability of the solution in some on-board applications. The method in [24] presents a similar control concept of a quasi-real-time prognostic method in simulation, however in practice this will also be subject to noisy and intermittent collector emitter voltage which makes it hard to implement.

The work presented in this thesis provides a system that uses the structure function [25] to measure degradation on-board without making changes to the connections, making use of additional components or dismounting it; it is also able to point out if and where degradation occurred in the structure of the device.

1.3 Thesis outline

In Chapter 2, the power module structure and its reliability are discussed. Chapter 3 entails obtaining the thermal impedance and the theory behind the structure function and how the structure function can be extracted. In Chapter

4, the heating scheme and the measurement circuit design methodologies are introduced. In Chapter 5 the experimental implementation of the heating scheme and measurement system are elaborated. The challenges encountered are presented along with the results validating the on-board measurement methodology in Chapter 6. Conclusions are presented in Chapter 7.

Chapter 2: Power Modules Structure & Reliability

2.1 Introduction

This chapter presents the theory of heat conduction in the power module. This provides the opportunity of introducing a simplified method of analysing the heat flow path and how the heat flow path is relevant to this work. The structure of power modules and the materials used in a conventional power module will be presented. It will elaborate the benefits of the materials in the power module and how the properties of these materials are susceptible to the failure mechanisms. This chapter will also discuss the failure mechanisms and how they develop in modules. Additionally in this chapter the variables used to determine and evaluate failure mechanisms are elaborated, identified and their functions are discussed. A suitable variable will be chosen for this work and the reason behind this choice will be presented.

2.2 Heat Transfer in Power Devices

Conduction, convection and radiation are the three main mechanisms by means of which heat is transferred. When there is a temperature gradient existing in a solid, heat flows from the higher temperature region to the low temperature region. This process is known as conduction. In this mode, heat transfer is achieved through a complex sub microscopic mechanism in which atoms interact by elastic and inelastic collisions to propagate the energy from regions of higher to regions of lower temperature [26].

Conduction occurs in liquids and gases, but is not the dominant heat transportation mechanism. Convective currents set in motion bring about the transportation of heat in fluids. Hence, transportation of heat on both the microscopic and macroscopic scale. Convection is a more effective way of transporting heat than conduction which is limited to microscopic transport of energy.

The third means of transporting heat from one point to another is radiation. Heat transfer by radiation in solids occurs when the object is transparent or translucent. For the sake of analysis heat conduction and convection is solely considered in power semiconductors because other forms of heat transfer are negligible. Convection happens between the heat sink and its surroundings, and because convection is more effective way of transporting heat, the heat sink is considered to be a constant thermal termination for the heat path in most cases.

2.2.1 Analysis (Conduction)

Power semiconductor devices have heat transfer in the form of heat conduction. The general equation that describes heat transfer in conduction can be written as [27]:

$$\rho c \frac{\partial T(x, y, z, t)}{\partial t} = \nabla(K \nabla T(x, y, z, t)) + H(x, y, z, t) \quad (2.1)$$

Where:

ρ = material density

c = specific heat

K = matrix of thermal conductivity coefficients

T = Temperature

H = Heat Generation rate

The heat conduction in power device packages can be analysed in a simpler way by considering a thermally isotropic material, where heat conduction in power semiconductor devices can be considered as one-dimensional if the following statements are true:

- Thermal conductivity of silicon is constant (λ). There are some exceptions, silicon has a nonlinear heat conductance at higher temperatures and radiation effects are at higher magnitudes. These effects are not very pronounced in the temperature range used when characterizing the packages.

- Uniform power density and heat generation should occur in a volume with lateral dimensions much bigger than the vertical dimension of the chip, so negligible temperature gradient exists in adjacent cells [27].
- Heat is mainly extracted from the baseplate/heatsink[28]

So for a thermally isotropic material with a constant λ equation (2.1) can be written as:

$$\rho c \frac{\partial T(x, y, z, t)}{\partial t} = \lambda \nabla^2 T(x, y, z, t) + H(x, y, z, t) \quad (2.2)$$

For one dimensional heat conduction and uniform power density equation (2.2) can be written as:

$$\rho c \frac{\partial T}{\partial t} = \lambda \frac{\partial^2 T}{\partial x^2} + H \quad (2.3)$$

The analytic solution for conduction in a one-dimensional system is presented in Appendix 1.

2.2.1.1 Thermal Resistance/Impedance

Provided there is a temperature gradient in a solid as stated earlier, heat will flow from a high temperature region to a lower temperature. The rate at which the heat is transferred by conduction, q_k is proportional to the product of the temperature gradient dT/dx and area A through which heat is transferred[26]:

$$q_k \propto A \frac{dT}{dx} \quad (2.4)$$

In the above relation $T(x)$ is the temperature at a given location and x is the distance in the direction of the heat flow. Heat flow is also affected by a constant known as thermal conductivity λ , which is a material property of the medium. The above equation can then be written for a homogeneous as

$$q_k = -\lambda A \frac{dT}{dx} \quad (2.5)$$

The negative sign indicates the slope of the temperature with respect to the distance x . As the rule is that heat will move from the higher temperature to lower as the distance increases, the sign will be negative.

The heat conduction process can be modelled by a circuit diagram, which consists of resistive and capacitive elements R/C elements only. The similarities between electrical and thermal systems are shown in Table 2.1. The thermal resistance can be elaborated by considering (2.5), and the volume presented in Fig 2.1.




Fig 2.1: Illustration of one dimensional heat flow

The starting point x , can be considered as the origin ($x=0$) in this case and the temperature at the origin is T_1 while the temperature at Δx is T_2 . Equation (2.5) can then be written as

$$\frac{q_k}{A} \int_0^{\Delta x} dx = -\lambda \int_{T_1}^{T_2} dT \quad (2.6)$$

$$\frac{q_k}{A} [x]_0^{\Delta x} = -\lambda [T]_{T_1}^{T_2} \quad (2.7)$$

$$q_k = \frac{A\lambda}{\Delta x} (T_1 - T_2) = \frac{\Delta T}{\frac{\Delta x}{A\lambda}} \quad (2.8)$$

Table 2.1 Correspondence of electrical and thermal quantities

Thermal quantities		Unit	Electric quantities		unit
T	Temperature	K, C	V	Voltage	V
q_k	Heat flow	W	I	Current	A
R_{th}	Thermal resistance	K/W	R	Electric resistance	ohms
C_{th}	Thermal capacity	J/K	C	Capacity	F
τ_{th}	Time constant	s	τ	Time constant	s
Z_{th}	Thermal impedance	K/W	Z	Impedance	ohms

In the equation above ΔT , the temperature difference between two points causes the heat flow. This is the same in electrical circuits where potential difference leads to a current flow. For this reason, current and the heat flow can be considered to be analogous. The electrical equivalent to (2.8) is Ohms law

$$I = \frac{\Delta V}{R} \quad (2.9)$$

It can be observed that $\Delta x/A\lambda$ is equivalent to the thermal resistance, also inversely proportional to the heat flow, in a similar way the electrical current is inversely proportional to the electrical resistance. This analogy is a convenient tool, especially for visualizing complex situations.

The thermal resistance can be used to visualize situations only during equilibrium. For most applications the use of thermal resistance is sufficient, but for this work, as the aim is to ascertain any changes in the structural integrity, the thermal impedance is needed.

The thermal impedance (Z_{th}) is equivalent to RC-network of certain order which represents the physical layers of the system with individual thermal resistances and capacitances; this is explained in more detail in the next

chapter. Generally the transfer function of the thermal system for an arbitrary power profile as suggested in [29, 30], is:

$$\Delta T(t) = \int_{-\infty}^{\infty} Z_{th}(\tau) * \Delta P(t - \tau) d\tau \quad (2.10)$$

Where

$$\dot{Z}_{th}(t) = \frac{dZ_{th}(t)}{dt} \quad (2.11)$$

For constant power dissipation, the thermal impedance in (2.10) can be reduced to

$$Z_{th}(t) = \frac{\Delta T(t)}{\Delta P} \quad (2.12)$$

2.3 Structure of Power Modules

The conventional power module is usually made up of eight layers plus the wire bond as seen in Fig 2.2 . The colors are indicative of the material used, as summarised in Table 2.2, which also indicates typical thickness and the coefficients of thermal expansion. The coefficient of thermal expansion indicates change of a component's size with a change in temperature. Specifically, it measures the fractional change in size per degree change in temperature at a constant pressure. The purpose of the various layers will be outlined in the following subsections.




Fig 2.2: Cross-section representation of a conventional power module

Table 2.2: Properties of materials used in conventional power module [8]

No	Material	Thickness (μm)	CTE ppm/ $^{\circ}\text{C}$
1	Aluminium (Al)	4-5	~22
2	Silicon (Si)-Chip	70-500	~3
3	Solder	100	-
4	Copper (Cu)-Substrate	280	~17
5	Al_2O_3 or AlN or Si_3N_4 -Substrate	1000	~7/4/3.3
6	Copper (Cu)-Substrate	280	~17
7	Solder	180	-
8	Cu or AlSiC-Baseplate	4000	~17/8

2.3.1 Die

The chip is a silicon semi-conductor device, although other semiconductors have been also introduced (SiC, GaN, AsGa)[12]. The die is usually connected to other chips, gate terminal and power terminal by wire bonds or bump interconnection technology. The wire bond is made up of either aluminium or copper. The wire bonds are attached to the silicon chip via ultra-sound bonding[8]. A conventional commercial power module is presented in Fig 2.3.




Fig 2.3: Conventional half bridge module with devices connected in parallel

Fig 2.3 shows that wire-bonds connect IGBTs and diodes both directly and via the substrate. Both the IGBT and the diodes have two sides to which connection must be made. For the IGBT the top side consists of the gate and the emitter, while the bottom side is the collector. For the diode, the bottom is the cathode and the top side is the anode.

2.3.2 Solder

The solder in the power module structure provides a mechanical support for the die to be attached on the substrate, electrical contact for the collector and the cathode and also a thermal path to cool down the device. The solder used is usually an alloy of tin, silver, lead, copper or nickel. In most applications the tin-lead alloy is common. Recently other alloys have been introduced that exclude lead due to its harmful effects and worldwide health and safety regulations. Therefore, tin-silver (Sn-3.5Ag) is a preferable solder in a flux-less reflow soldering process [31, 32]. The acoustic scan of the solder layer of the IGBT and the diode and an image of a cross section showing solder are presented in Fig 2. 4.




Fig 2.4: Scanning acoustic microscope image of IGBT and diode solder & cross-section showing solder layer

2.3.3 Substrate

The substrate is designed to be electrically insulating and thermally conducting. It consists of two copper layers on its sides (top and bottom) with ceramic inbetween. The copper on the top provides electrical connection between the various chips as mentioned. Typical materials used for substrate manufacturing are Al_2O_3 , AlN , Si_3N_4 , BeO . These substrates are coated with copper layer by one of the following methods: copper thick film technology using screen printing, copper on ceramic by electro-less plating, direct copper bonding through eutectic oxide bonding, and active metal braising.




Fig 2.5: Bottom and top side of ceramic substrate

Fig 2.5 shows the photographs of bottom and top side of a DBC substrate. In such a structure the copper layer provides the ability to carry high current and the ceramic tile provides high voltage insulation[33]. AlN has a higher thermal conductivity than Si_3N_4 , resulting in better heat removal from the device attached to it. However, Si_3N_4 has the advantage when considering the thermal expansion and fracture toughness. This is because the CTE of Si_3N_4 is closer to the silicon as it can be seen from Table 2.2 and it has high resistance to brittle fracture during thermal cycle.

2.3.4 Base Plate

The baseplate is the external interface to the heatsink. It is situated between the solder underneath the substrate and the thermal interface material/heatsink. The base plate is based on nickel plated copper slabs. Other materials are metal matrix composites such as copper matrix composites reinforced with diamond, aluminium matrix reinforced with SiC or carbon-reinforced composites. The baseplate provides an effective thermal path that links the substrate to the heatsink or cold plate by spreading the heat. An image of a typical baseplate is presented in Fig 2.6.



Fig 2.6 : Baseplate of an IGBT module & plastic housing

2.3.5 Silicone Gel

The devices are covered by an encapsulating silicone gel as shown in Fig 2.3. Silicone gel and a combination of hard epoxy are used to produce this material. The power devices are coated by silicone gel for environmental and mechanical protection. An additional plastic housing shown in Fig 2.6 is used to contain the gel.

2.3.6 Thermal Grease

A thermal grease is used to improve the thermal conduction from the baseplate to the heatsink. The thermal grease is used to fill in the air gaps between the baseplate and the hatsink as shown in Fig 2.7. Air has very low thermal conductivity, so thermal grease is used. Heat transfer occurs at a slower rate with the airgaps than with the thermal grease filled gaps.




Fig 2.7: Illustration of thermal grease used to fill air gaps (reprinted from [34])




Fig 2.8: Thermal conductivity of materials used in a module compared to thermal grease (reprinted from[34])

It is important to note that, although the thermal grease has a higher heat conductivity than the air gaps, it has a relatively low conductivity compared to

the other components used in the power module structure as it can be seen in Fig 2.8. This means that although the thermal grease is needed to fill in the air gaps, an excessive amount will actually increase the thermal resistance. A solution to this is proposed by using an inhomogeneous stencil pattern (Honeycomb shape) to minimise the air being trapped under the module after mounting. A range of thermal foils are also used as thermal interface materials example of these are: thermosilicone foil, thermal wax coated Aluminium foil and carbon foil. Knowledge of the application can aid in choosing the best thermal interface material. The potential for the use of nano-technology has been discussed in [34] to improve thermal conductivity.

2.4 Failure mechanisms

A major reason for failures in IGBT modules is mismatched coefficients of thermal expansion (CTE) of the layers an IGBT consists of. This mismatch causes strains to both the bond wires and the soldering of the IGBT modules thus causing the IGBT modules to fail over time [8, 35]. These failure mechanisms wire-bond cracking, wire-bond lift off, solder joint fatigue, solder voids, aluminization e.t.c are presented below[9].

2.4.1 Wire-bond Fatigue

Power modules with multichips for high power applications usually include up to 800 wedge bonds. Most of the wire-bonds are located on the active areas of the chips. This means that the wire-bonds experience the full temperature swing due to power dissipation in the power devices and the ohmic self-heating of the wires.

Failure of wire-bonds relate to the stress between the wire bond and point of contact by repeated expansion and contraction. The failure of a single or of multiple bond wires causes a change either in the contact resistance or in the internal distribution of the current, such that it can be traced by monitoring V_{ce} [36]. The loss of a single wire-bond leads to a cyclic process that leads to the quick destruction of the power module. The loss of wire-bonds means that the remaining wire-bonds need to carry an increased amount of current, which

leads to an increase in the ohmic self-heating of the wire-bonds. Wire-bond fatigue can occur in the form of wire-bond lift off and wire-bond cracking.

2.4.1.1 Wire-bond Lift Off

Wire-bond lift off usually occurs on the bonds present on the chip region. This is due to the fact that the connections made on the copper substrate experience a lower temperature swing than the connecting points on the chip. Moreover the CTE disparity between copper and the aluminium wire-bonds is less than that between aluminium and silicon.

There is experimental evidence that the crack leading to failure is initiated at the tail of the wire-bond and propagates within the material until the wire-bond completely lifts off [8]. Fig 2.9 shows a scanning electron microscope (SEM) image of a single wire-bond lift off.




Fig 2.9: SEM image wire-bond lift off (reprinted from [8])

There are two main methods used in order to dampen the progress of this failure mechanism. Some power modules have a strain buffer on the chip. This is one of the countermeasures employed using a molybdenum plate soldered onto each chip as a strain buffer; the wires are then bonded on the molybdenum plate [37]. The aim of this buffer is to eliminate the thermo-electric stress that occurs by distributing the CTE mismatch across the molybdenum layer. The other solution is covering the wire-bonds with a coating layer. In [8], a comparison between non-coated wire-bonds and coated wire-bonds was carried out. The results indicate that the coated wire-bonds effectively slow down the failure mechanism by a considerable number of cycles.

2.4.1.2 Wire-bond Heel Cracking

Wire-bond cracking is caused by cyclical lateral bond area displacement as can be seen in Fig 2.10. This can be induced by sinusoidal excitation with 10-20Hz [38]. It is usually experienced when the ultrasonic bonding process is not optimized. This failure mechanism is also due to the thermo-mechanical stress. The wire is exposed to thermal stress as it expands and contracts undergoing fatigue. An SEM image of the wire-bond cracking is shown in Fig 2.11.




Fig 2.10: Wire-bond subjected to thermo-mechanical stress (reprinted from [38])




Fig 2.11: SEM image of wire-bond cracking (reprinted from [8])

It is important to note that both wire-bond lift-off and wire-bond cracking can occur simultaneously. [38] suggest that the loop height to width ratio has a certain degree of proportionality to the number of cycles to failure as presented in Fig 2.12.




Fig 2.12: Relationship between loop height to width ratio and number of cycles to failure (reprinted from [38])

2.4.2 Solder Fatigue and Solder Voids

As a result of improvements made in reliability, it was found that for the module used in [10], solder fatigue of the substrate-to-base interface is one of the limiting reliability factor for power cycling stress, if the duration of a cycle is chosen to be sufficiently large. It has been presented in [8] that in the substrate-baseplate location the worst mismatch in the CTEs, the maximum temperature swing combined with the largest lateral dimensions are present. Also this failure mechanism occurs in the solder layer between the device and the substrate. There are also process induced voids, which can interact with thermal flow and the crack initiation within the solder layer.

2.4.2.1 Solder Voids

Solder voids increase the junction temperature of the devices which becomes a trigger for other failure mechanisms such as solder fatigue and wire bond fatigue. The heat flow in a power module is considered to be one dimensional; the large solder voids in the heat path makes the heat spread. This incident further inhibits the heat extraction performance. On the contrary, small voids have less impact on the thermal performance of the power module. Fig 2.13 shows a scanning acoustic microscope image (SAM) of the voids in the solder layer between the substrate and the baseplate. Caution is taken in advanced processes for producing the power modules to prevent the formation of voids.




Fig 2.13: SAM image of solder between substrate and baseplate indicating solder voids

2.4.2.2 Solder Fatigue

This failure mechanism develops when the solder between the substrate and the baseplate or the solder between the device and the substrate cracks. This mechanism usually propagates from the edges of the solder where shear stress (defined as result of force vector component parallel to the cross section) reaches its maximum and moves towards the centre of the solder until the solder layer is compromised. An acoustic scan of solder fatigue can be observed in Fig 2. 14.




Fig 2.14: Acoustic scan showing solder fatigue

A comparison between two type of baseplates was made in [39]; copper and AlSiC baseplates using the same substrate material (AlN) were compared. The two modules were subjected to thermal cycling; the same temperature swing of 50°C was applied to both samples. From Fig 2.15 it can be observed that the solder on the copper baseplate (module 1) experiences solder fatigue as opposed to the AlSiC (module 2) baseplate. The image of the solder on the copper baseplate was taken after 16,000 cycles while the image of the solder on the AlSiC was taken after 90,000 cycles. This means that under the same

conditions the solder on the copper baseplate degrades much faster than that of the AlSiC baseplate.




Fig 2.15: SAM images of cycled solder layer of modules using copper(left) and AlSiC(right) baseplates (reprinted from [39])

2.4.3 Aluminium Reconstruction

Aluminium reconstruction occurs due to the large thermo-mechanical mismatch between aluminium and silicon chip and due to the stiffness of the silicon substrate, the stresses, which arise within the aluminium thin film during pulsed operation of the device can be far beyond the elastic limit [40]. The elastic limit is defined as the limit to which a solid may be stretched without permanent alteration of form or size. Surface reconstruction sometimes occurs as a secondary mechanism in conjunction with wire bond lift off. In Fig 2.16 the image on the left side shows the metallization layer before cycling and the image on the right shows the metallization layer after 3.2 million cycles with a temperature swing of 40°C [8].




Fig 2.16: Metallization before power cycling (left) and after (right) (reprinted from [8])

2.4.4 Other Failure Mechanisms

Other failure mechanisms such as cracking, corrosion of the interconnection, latch up and cosmic rays can also affect the power modules. These failure mechanisms are not as common as the aforementioned. Failure mechanisms such as corrosion and cosmic rays depend on the application. For example, corrosion is a considerable failure mechanism in offshore wind turbines or marine applications due to humidity.

2.4.5 Effects of Failure Mechanisms

Failure mechanisms are important because they have an effect on the electrical and thermal properties of the module. Increase in electric resistance due to wire bond lift-off as mentioned earlier means that less wire bonds are allowed to carry the same amount of current. An increase in resistance means that there is an increase in V_{ce} for IGBT and forward voltage for diodes. An increase in thermal resistance also occurs due to solder fatigue and solder voids due to a distorted thermal path or thermal conducting area. As these problems develop with time they eventually lead to the destruction of the device. Therefore an effective monitoring of the major failure mechanisms is required.

2.5 Monitoring Degradation

Failures need to be detected in order to prevent abrupt destruction of the devices. Therefore to detect the impending failure, precursors of failure need to be defined. These precursors are temperature, collector emitter voltage (V_{ce}), threshold gate voltage ($V_{ge(th)}$), gate resistance (R_G), thermal resistance/impedance, turn off time and voltage across the parasitic inductance between the power emitter and gate emitter (di/dt). The collector emitter voltage, threshold voltage, gate resistance, V_{ge} turn off time and di/dt all have a defined dependence on temperature and are therefore called temperature sensitive electric parameters (TSEP). There are several TSEPs in addition to the ones mentioned above[41]. TSEPs can either be static (measured at steady state) or dynamic (measured at transients). The thermal resistance and impedance is obtained from the temperature.

The temperature then is an important parameter to monitor degradation; the power modules are enclosed and provide no opportunity for a direct measurement of the junction temperature. The state of the art methods to obtain the junction temperature include the integration of NTC resistors, on – chip diodes and the use of TSEP. The NTC resistors are placed on the substrate and reveal the baseplate temperature with a time constant of a few seconds [42]. The on-chip diodes are integrated within the IGBT and return the local temperature with a time constant of about 1ms [43]. Both types require special consideration during design and manufacturing process to ensure electrical isolation from HV traces on the substrate and require additional external pins and separate copper traces, which might increase manufacturing cost and give rise to additional reliability issues [16]. In the absence of direct measurement, the TSEP is a feasible way of measuring the junction temperature.

2.5.1 IGBT Structure and Operation

In order to gain an understanding of the TSEPs used, the structure and the operation of the IGBT is presented. The IGBT structure is formed by using four (N–P–N–P) alternating semiconductor layers. The basic structure of an N-channel nonpunch-through (NPT) IGBT is presented in Fig 2.17. The nonpunch-through IGBT differs from the punch-through IGBT due to the inclusion of N-buffer layer in N-drift region in the case of PT IGBT. The punch through structure is optimized for DC circuit applications where no reverse bias is applied to the device because it operates exclusively in the first quadrant of the $i-v$ characteristics [44].




Fig 2.17: N-channel IGBT (NPT) cross-section

When a positive gate bias ($V_{control}$) is applied, an inversion channel layer below the gate which connects the emitter to the drift region. When the collector is biased by positive V_{bias} , electrons flow from the emitter ($n+$) through the channel creating a connection between emitter and collector.

2.5.2 Threshold Gate Voltage as TSEP

The threshold voltage for silicon IGBT has a linear relationship with temperature which can be represented by (2.13).

$$V_{th1} = V_{th0} - k (T_{j1} - T_{j0}) \quad (2.13)$$

Where V_{th0} is the threshold voltage at room temperature (T_{j0}) and V_{th1} the threshold voltage at temperature (T_{j1}) in the range of operation. k is the constant of proportionality which is related to the device properties [45]. The threshold voltage is the gate voltage at which the inversion layer forms to produce a conduction path just below the gate oxide. This inversion channel is indicated by the red dotted lines in Fig 2.18. Measuring the threshold voltage is a very sensitive process because it involves switching of the gate control circuit. A basic circuit for the measurement of the threshold voltage can be seen in Fig 2.19. Due to the layout of the conventional power module, there are resistances and inductances related to the wire-bonds and terminals. This

means that if measurement is carried out at the terminals the voltage drop includes the voltage across wire bonds and module terminals. The temperature dependence of the bond wires at low current can be considered negligible [46].




Fig 2.18: Inversion channel IGBT

Threshold voltage is measured after heating current I_h passes through the device; the measurement is carried out when the measurement current I_m flows through the DUT by measuring the gate voltage. This measurement system needs to be fast, which is one of the limitations in real operating conditions.




Fig 2.19: Basic schematic for threshold voltage measurement

An advantage of using the threshold voltage is the fact that it has a good sensitivity of about 10mV/K and represents the hottest semiconductor path which is the channel region [45]. The disadvantage of using the threshold voltage is that the values of the same batch can differ by about 0.2 V due to its dependence on gate properties and concentration of carriers. This system also

needs a really complicated gate driver system. There were attempts to realize threshold voltage measurements with DUT heating pulses similar to those obtained under real operating conditions but the experiment required too many modifications to be implemented in the normal converter circuit. There are no known realized methods using standard threshold voltage measurement under real operating conditions of standard power electronic circuit [45]. A quasi-threshold voltage measurement is proposed in [45] by measuring the small voltage across the parasitic inductance between the power emitter and the gate emitter; this gives rise to a really complicated gate drive.

2.5.3 Gate Resistance as TSEP

The internal gate resistance is the equivalent electrical resistance due to the elements of the device structure such as the P-body, gate oxide, and gate contacts design. The internal gate resistance can be used as a TSEP, as it has well-known temperature dependence and is located in the centre of the die. The measurement of this internal gate resistance in the presence of high voltage currents presents a challenge. Additional connectors (V2 & A2) need to integrate into the chip in order to realise measurements. A sophisticated circuitry to obtain the internal gate resistance is presented in [47]. The principle of using the internal gate resistance as TSEP is presented in Fig 2.20. A constant current similar to that of the threshold voltage measurement is applied through the internal gate resistance (R_{gint}) which creates a voltage drop (V_{gint}) dependent on the temperature. This voltage is measured by making connections across the resistor and using an accurate voltage measurement system.




Fig 2.20: Principle of using R_{gint} as a TSEP (reprinted from [47])

The resistance dependence with temperature is stated in [47] to be about $1.5\text{m}\Omega/\text{K}$. When the low constant current is applied to this it is observed that the voltage dependence with temperature will be significantly low. Therefore a Kelvin measurement is carried out as seen in Fig 2.20. This necessitates a change in the substrate design to account for the Kelvin connection without affecting the thermal performance.

2.5.4 V_{ge} Turn-Off Time as TSEP

This is a method that measures temperature by measuring the gate voltage and keeping track of the turn off time. [48] presents a figure of the off times at different temperatures which is shown in Fig 2.21. It can be observed that there is proportionality between time vs the temperature. The time shift is detected by using two triggers; one at the first falling edge and the other at the second falling edge. This region is known as the Miller plateau. The dependence in temperature according to [48] is due to the depth of the plasma (mixture of mobile electrons and holes) up to the n^- drift layer. The amount of plasma present in the IGBT increases with higher temperatures and hence, more charge has to be removed during the turn-off process before blocking voltage can be supported again.




Fig 2.21: V_{ge} voltage at different temperatures (reprinted from [48])

The Miller Plateau is not only dependent on the temperature but also on the collector current, as well as the DC-link voltage. The sensitivity of the V_{ge} curve with respect to collector current is between 0.12ns/A and 0.18ns/A for a certain DC-link voltage and temperature. Also it was found out that the sensitivity of V_{ge} with respect to the DC link voltage is between 0.17ns/V to 0.11 ns/V for currents between 100A to 400A respectively. The sensitivity of V_{ge} with respect to temperature range is approximately from 0.8ns/ $^{\circ}$ C to 3.4ns/ $^{\circ}$ C for currents ranging from 100A to 1500A and voltages ranging from 30V-1800V [48]. These dependencies on a wide range of current and voltage can significantly invalidate the temperature measurement.

2.5.5 Recovery Rate (di/dt) as TSEP

The di/dt is a TSEP used to measure the temperature in anti-parallel diodes by establishing a relationship between the recovery rate di/dt and the temperature. This is carried out in [49] on the widely employed half-bridge topology as shown in Fig 2.22. The methodology is defined by measuring the voltage across the parasitic inductance between the Kelvin and power emitter.




Fig 2.22: di/dt measurement circuit

This method uses the conventional double pulse test sequence whereby S2 is switched on till the current in the inductor reaches the desired value. The current free wheels when S2 is switched off. S2 is turned on again for a shorter period in which the device parameters are measured [50]. At the instance at which S2 is turned on the second time, the reverse recovery current of diode D1, which is dependent on chip temperature, induces a voltage V_{eE} across the parasitic inductor L_{eE} during the S2 turn-on transition.

2.5.6 Collector–Emitter Voltage as TSEP

Research has shown that V_{ce} is the dominant monitoring parameter to detect the degradation of the IGBT module [51-54]. An N-channel IGBT can be considered as an N-Channel MOSFET on a p type substrate; this can be deduced from Fig 2.17. The p-n junction at the collector forms a diode; hence, the equivalent circuit of an IGBT can be represented by Fig 2.23




Fig 2.23 IGBT Equivalent Circuit [55]

The p-n junction provides the advantage of the temperature dependence on its diffusion voltage [53]. This dependence is created by constant low current used to calibrate the device at different temperatures. A low current is used to prevent self-heating of the IGBT and also to make use of the p-n junction diffusion voltage. The low current also has the advantage of rendering the parasitic effects (voltage drop across bond wires and terminals) related to the conventional power module shown in Fig 2.24 insignificant. At low currents (100mA range) the voltage drop measured is mainly due to the p-n junction as stated earlier. The voltage drop across the bond wires (R_c & R_e) is relatively insignificant compared to the voltage across the p-n junction. At high current however, V_{ce} is erroneous due to the inherent series resistance contribution of the bond wires and packaging [46, 56, 57].




Fig 2.24: V_{ce} measurement showing parasitics

The method proposed in [56, 57] takes two V_{ce} measurements in quick succession at two different levels of V_{ge} (15V and 13V). The measurements should also be performed at the same current level. If the two measurements are taken within a small time span (under 200 μ s) the junction temperature and the temperature of the interconnections can be said to be constant for the two different gate voltage levels. In this case the voltage across the chip changes while the voltage across the interconnections (R_c & R_e) remains constant. Therefore the contribution of the inherent resistances can be compensated for and the V_{ce} can be accurately measured.

Although the I-V characteristic of a modern IGBT chip exhibits a positive temperature coefficient at nominal current levels, i.e. V_{ce} increases with increasing temperature for a constant injected current; the temperature

coefficient is generally negative for low currents. In this current regime V_{ce} decreases almost linearly with growing temperature at a rate ε of approximately -2mV/K [53]. Therefore a linear relationship can be created by the equation

$$T_o = T_1 - \frac{V_0 - V_1}{\varepsilon} \quad (2.14)$$

V_{ce} is relatively small compared to the blocking voltage of the device. Adding to this, it's the change in V_{ce} that is required. This means a very accurate voltage measurement is required which has the ability to distinguish between noise and the change in V_{ce} [35].

2.5.6 Choice of TSEP

In [5] an increase in 5% of V_{ce} is a sign of approaching failure of the pack and also an increase in thermal resistance by 20% indicates failure. But [58, 59] suggest that the change is dependent on the power rating of the device. Therefore the equation presented in [58, 59] shows how failure can be estimated differently

$$V_{ce}[\%] = \frac{1500}{I_{rated}} \quad (2.15)$$

The standards have been set by the International Electro-technical Commission (IEC) in the Updated version IEC 60747-9:2007 that requires all parameters to remain within the specification limits for endurance tests:

Table 2.3: IEC standards limits

TESP	Limits
Rds(on) / Vce	+ 20 % of the initial value
Vgs(th) / Vge (th)	+ 20 % of the upper specification limit - 20 % of the lower specification limit
Rth	+ 20 % of the initial value

The above limits can be used to indicate when a device is at the end of life. The choice of the TSEP depends on the application and the several criteria presented [60]:

- Temperature sensitivity; various TSEPs have different values of temperature sensitivity, a greater TSEP temperature sensitivity gives better measurement results
- Measurement error; the influence of non-thermal effects during measurement is different for each TSEP
- Linearity; the linear relation between TSEP and temperature is a desired property, which is not always fulfilled
- Repeatability; there should be no large scattering of TSEP values between different samples.

The choice of TSEP in this work is based on the fact that the aim is to measure the dynamic temperature of the device. Therefore a continuous measurement of the temperature is needed. This eliminates the use of the threshold voltage, turn-off time, recovery rate as regular switching is needed in order to obtain the temperature. The V_{ce} as presented in [46], exhibits the characteristics mentioned above such as a high repeatability and linearity. The sensitivity of this mechanism depends on the current levels as can be noticed from the relationship between current, voltage and temperature in the I-V curves. In this work, since the measurement is to be carried out at low currents, the sensitivity is relatively high ($2\text{mV}/^\circ\text{C}$).

2.6 Conclusion

This chapter has presented the structure and the different materials used in the conventional power module. It has presented the benefits of these materials in the power module and how their behaviour in an environment with a varying temperature contributes to the manifestation of failure mechanisms. The main failure mechanisms that affect the conventional power module which are relevant to this work have been outlined and discussed. Moreover, the different

variables used to measure temperature have been presented; the choice of parameters for this work and the reason behind that are also stated. Finally an analysis of heat conduction in a simple case representing the power module has been discussed. It is evident that it provides the opportunity of presenting a simplified method of analysing the heat flow path and how the heat flow path is relevant to this work which will be found in the next chapter.

Chapter 3: Representation of Module Structural Features: Thermal Impedance & Structure Functions

3.1 Introduction

This chapter presents the derivation of thermal networks starting from a physical model and the transient cooling curve of power semiconductor devices. Two types of thermal networks are typically used, Foster network and Cauer Network. There are 3 methods used in this work to extract the thermal networks using the heating and cooling curves. These methods which are discussed in this chapter are the graphical method, curve fitting and deconvolution. After obtaining the Foster network from the methods mentioned above, the Cauer network is derived from the Foster network.

Measuring thermal transients is a typical method for thermal characterisation of semi-conductor device packages. The method itself relies essentially on the recording of the thermal response function of the structure for a step function excitation [25]. This means that the cooling and heating curves contain information about the power semi-conductor device packaging structure. The structure function is a graphical representation of the device structure that makes use of the thermal models (Foster and Cauer). The schematic shown in Fig 3.1 shows the process involved in obtaining the structure function. The thermal transient measurement is affected by noise; therefore the measurement will be noisy. Proper filtering needs to be applied in order to make use of the thermal transient curve for further processing. After filtering the thermal transient curve, the next step is calculating the thermal impedance curve from the thermal transient; time constants can be derived from time constant estimation methods [25, 27].




Fig 3.1: Schematic process of obtaining the structure function. Junction temperature (a) is measured using V_{ce} as TSEP. The measurement is noisy, (b) shows the filtered version (a). The time constant spectrum (c) derived from

tunction temperature using deconvolution (b). The Foster network (d) is directly obtained from (c). The Foster network is converted to Cauer network (e) and then the Cauer network (e) is used to derive the structure function (similar to the process flow in [61])

From the time constants spectrum the thermal resistances and capacitances that make up the Foster network can be obtained. The Foster network of power semi-conductor modules allow for both the dynamic and static characterisation of the modules. Although the Foster network allows for the dynamic and static characterisation, it has no physical relation to the structure of the power semi-conductor device packages. Therefore a so called Cauer network needs to be derived from the Foster network in order to have a physical relation between the thermal network and the device structure. The structure function is derived from the thermal resistances and capacitances of the Cauer network.

3.2 Thermal Networks

A solid system can usually be described from the thermal point of view by means of a discrete element electrical circuit, composed by resistances and capacitances, in which the temperatures and the thermal powers are retained as voltages and currents, respectively [62]. Two types of networks (resistances and capacitances) are commonly used for equivalent modelling of thermal problems. One is called Foster and the other Cauer Network [63]. In Fig 3.2 and 3.3 the heat source represents the silicon die and the symbol of electrical ground represents the ambient.

The cooling curve can be approximated by a sum of decaying exponentials (n). In the Foster network the time constants of these exponentials are calculated by the products of the individual resistance (R_{th}) and capacitances (C_{th}). In the Cauer network the product doesn't equal the time constant because it depends on all the thermal resistances and thermal capacitances.

The Foster network is shown in Fig 3.2. The Foster network is the most frequently used thermal equivalent circuit. It is mathematically very simple to use but as a purely formal description has no relation to the real physical structure. The foster network cannot be related to a physical structure because of the existence of the node to node capacitors. Real thermal capacitors are

always connected to ground, since the stored energy is proportional to the temperature of one node and not the temperature difference between two nodes.

To elaborate on this, in electrical circuits when a capacitor is in the dynamic regime, the current on both sides are the same. This is due to the symmetrical variation of both positive and negative charges. In thermal circuits, there are no properties corresponding to negative electric charges. This means that only current flow (heat flow) on one side of the capacitor has an actual meaning. That side of the capacitor must be used to determine the variation of the voltage (temperature).

The consequence of this is that the electro-thermal analogy is valid only if all the capacitors are connected to ground. Hence the use of the Foster network does not thermally represent the internal points of the system. On the other hand the Cauer network is representative of the structure of the device. The Cauer network is shown in Fig 3.3. The reasoning behind an equivalent model makes the idea of associating circuit components and physical regions possible.




Fig 3.2: Foster network




Fig 3.3: Cauer network

Both circuits represent a solid which behaves thermally one directional: this means that when there is only one heat source and one heat sink, the thermal energy from the heat source flows to the heat sink through a single path both in static and dynamic regimes. As far as electronic systems are concerned, this property is practically satisfied when the thermal losses toward the environment by radiation or convection through the lateral walls or the top surface of the packaging are negligible in comparison with the 1-D heat flow due to the conduction mechanism [62]. Consequently a very good one-dimensional effect is achieved when cooling boundary conditions are very good. For this to be satisfied convection at the heatsink ought to be high. The methods used to extract the Foster and the Cauer Network from the physical model and thermal transients are presented in the next paragraphs.

3.2.1 Derivation of Thermal Network from Physical Model (Cauer)

As mentioned earlier the thermal network is a representation of the solid structure. The thermal capacitances and the resistances can be derived from the solid structure provided the solid exhibits one-dimensional heat flow. This can be done by examining the materials present in the physical structure. By considering Fig 3.4, it can be appreciated that there'll be to some degree lateral spread of heat. For heat propagation in homogeneous media it is helpful to assume a spreading angle of about 45° [64]. By dividing the structure into a given number of elements, it is valid to apply the one-dimensional approach within each segment.




Fig 3.4: Physical structure indicating heat flow

The segments can be associated to equation (3.1) and (3.2) where λ is thermal conductivity; c is specific heat and ρ is density. The equations using dimensions of the segments are used to derive the thermal resistances and capacitances that form a Cauer network (each segment contains a resistance and a capacitance). The segments are shown by the red dotted lines in Fig 3.4 which produces a cuboid for each segment. Equation (3.1) shows the thermal resistance R_{th} is proportional to the thickness d and inversely proportional to thermal conductivity λ , length l and width w . The thermal capacitance as derived in equation (3.2) is proportional to the volume ($d.l.w$), the density ρ and the specific heat capacity c .

$$R_{th} = \frac{d}{\lambda * l * w} \quad (3.1)$$

$$C_{th} = c * \rho * d * l * w \quad (3.2)$$

The segments thickness should be chosen so that progressively larger thermal time constants (τ) are produced in the direction of heat propagation. Experience has shown that the time constants should differ respectively by a factor of 2 to 8 for the best results [64]. These segments as shown in Fig 3.4 are used to calculate the different thermal resistances and capacitances. The segmentation with a factor of 2 to 8 ensures more detail in the area with fast response (smaller time constants) i.e. the chip and the substrate.

3.2.2 Derivation of Thermal Networks from Thermal Transient

The thermal impedance and resistance is defined as the ratio between temperature rise and the power dissipation that causes temperature change. The most important difference between thermal resistance and impedance is that thermal impedance is the dynamic behaviour and thermal resistance is the steady behaviour. Thermal modelling of electronic packaging can be classified into two groups: the static behaviour and dynamic thermal behaviour. The static thermal behaviour is when the temperature of the device is in a steady state. This behaviour is usually represented by thermal resistances as the temperature doesn't change with time. The junction to case or junction to

ambient values of thermal resistance mostly found in the data sheets are just single resistances without more information about the heat flow details. The information of the dynamic thermal behaviour does not exist. The dynamic thermal behaviour contrary to the static occurs when temperature changes with time. The dynamic behaviour is shown in Fig 3.5 which shows the junction temperature of an IGBT heated by current conduction. The dynamic behaviour occurs during the cooling and the heating.




Fig 3.5: Junction temperature and heating current

There are two types of transient curves, the heating and the cooling curve. These curves are used to characterise the thermal behaviour of power semiconductor devices. According to [65] both the cooling and the heating curves are the same if the description of the transient thermal behaviour is considered. They contain in principle the same information. The measured thermal transient curves are usually monotonously increasing or decreasing functions with many intervals of different slopes. This results from the fact that heat conduction and convection mechanisms are mostly linear effects, i.e. when increasing power the temperature grows proportionally. There are some exceptions, e.g. silicon has a nonlinear heat conductance at higher temperatures and radiation effects are at higher magnitudes. Still these effects are not very pronounced in the temperature range used when characterizing packages and they can be linearized without a significant loss of accuracy[66]. The disadvantage using the heating curve for thermal impedance measurements is the heating current must be periodically interrupted for the junction

temperature measurement. The heating current introduces a delay time, as the charge has to be removed from the junction area before the temperature can be measured [67]. The time delay increases with the increase in current. If the time is in the range of millisecond, the die region will begin to cool down because the thermal time constant of the die is in the range of milliseconds too [62, 68]. The cooling curve is used in this work due to the independence of the devices to the heating current during the cooling period. The cooling curve can be described in the simplest form by the response function of a single time constant system. It has the mathematical form of [25]:

$$a(t) = a * e^{-(t/\tau)} \quad (3.3)$$




Fig 3.6: Temperatures at different points in a solid structure in relation to depth

Fig 3.6 shows a solid figure made up of different materials with one dimensional heat flow. The heat source is located at a distance $x=0$. It also shows the curves when a power pulse has been applied and the temperature was measured at various points (0, X1 and X2) in the structure of the device.

According to [62] all the curves have the same analytical expression with the same set of time constants but with different set of values for the amplitude factor a_i . In this case the series of coefficients a_i ($x=0$), which is the whole temperature variation of the transient converges to finite value which can be related to the total thermal resistance R_{th} of the system. Therefore the following two relationships hold:

$$R_{th} = \frac{T(x=0, t=0) - T_0}{P_0} \quad (3.4)$$

$$|R_{th}| = \sum_{i=1}^{\infty} R_i(0) \quad (3.5)$$

Where $T(0,0)$ is the steady state temperature of the heat source at the instant the power (P_0) is turned off and R_i is a_i divided power by power. If a single exponential represents a simple function response as in equation (3.3), for a more complex thermal structure it can be considered as an infinite sum of the individual exponential terms with different time constants and magnitudes.

Despite the fact that the function $T(0,t)$ is the sum of an infinite number of exponential functions, it can be described in approximated way only by taking into account the first 'n' terms of the series, so that the following relationship stays valid:

$$T(0,t) \approx T_0 + P_0 \sum_{i=1}^n R_i(0) * e^{-(t/\tau)} \quad (3.6)$$

The dynamic version of equation (3.4) is thermal impedance:

$$Z_{th} = \frac{T(x=0, t) - T_0}{P_0} \quad (3.7)$$

Therefore equation (3.6) can be written as:

$$Z_{th} \approx \sum_{i=1}^n R_i(0) * e^{-(t/\tau)} \quad (3.8)$$

From this equation if the thermal impedance curve is obtained (which can be derived from the thermal transient curve) then the thermal resistances and capacitances can be obtained from the time constants ($\tau=R*C$). There are several methods of achieving this, the graphical method curve fitting and deconvolution will be discussed in this work.

3.2.2.1 Graphical method

The thermal capacitance and resistance can be derived by the thermal impedance curve from equation (3.8) [27, 69]. By plotting the thermal impedance curve on a semi logarithmic scale, the sum of exponentials in equation turns into a sum of linear terms[70]. By asymptotically extending the

line representing the cooling curve, the value of R_i can be directly read from the y-axis (which represents the thermal resistance) by the intersection of the extended line and the y-axis. The point where the line departs from the cooling curve on the x-axis is the time constant of the corresponding thermal resistance and the unknown thermal capacitance. The thermal capacitance can be calculated now knowing that $\tau = RC$. This process is shown graphically in Fig 3.7 and 3.8




Fig 3.7: Thermal impedance curve on a semi-logarithmic scale




Fig 3.8: Illustration of data extraction in the graphical method

The thermal resistance and capacitance is derived for one component of the Foster network. The thermal resistance and capacitance are shown in equation (3.10) and (3.12). Those terms (R and τ) can then be put back in equation (3.8) as a single exponential and subtracted from the total as shown in equation (3.14). The process is repeated again until nothing is left of the curve. The first extractions have bigger time constants and those extracted last have smaller time constants.

$$R_i = 0.0006953 * e \quad \text{[K/W]} \quad (3.9)$$

$$R_i = 0.00189 \quad [\text{K/W}] \quad (3.10)$$

$$C_i = \frac{\tau_i}{R_i} \quad (3.11)$$

$$C_i = 982 \quad [\text{J/K}] \quad (3.12)$$

$$Z_{th1} \approx 0.00189 * e\left(-\frac{t}{1.964}\right) \quad [\text{K/W}] \quad (3.13)$$

$$Z_{thdif} = Z_{th} - Z_{th1} = \left(\sum_{i=1}^n R_i(0) * e\left(-\frac{t}{\tau}\right)\right) - \left(0.00189 * e\left(-\frac{t}{1.964}\right)\right) \quad (3.14)$$

3.2.2.2 Curve Fitting Method

Curve fitting method can be used to derive the Foster network. The derivation of the Foster was carried out using the curve fitting app in MATLAB. The first step is to use the thermal transient from a cooling curve or to flip the thermal transient from a cooling curve to a heating curve. This is done by first obtaining the difference between the maximum value of the cooling curve with the rest of the curve. This gives us a cooling curve in the negative domain; by multiplying the curve with negative unity we get the equivalent heating curve. Shown below in figure 3.9 is the thermal impedance curve represented in both the heating and the cooling curve.




Fig 3.9: Thermal impedance represented in the cooling and heating form.

It is known that both these curves can be used to derive the thermal capacitances and resistances by assuming the cooling and the heating curve are a sum of exponentials.

Cooling:

$$Z(t) = R_1 * e\left(\frac{-t}{\tau_1}\right) \dots + R_{n-1} * e\left(\frac{-t}{\tau_{n-1}}\right) + R_n * e\left(\frac{-t}{\tau_n}\right) \quad (3.15)$$

Heating:

$$Z(t) = R_1 \left(1 - e\left(\frac{-t}{\tau_1}\right)\right) \dots + R_{n-1} \left(1 - e\left(\frac{-t}{\tau_{n-1}}\right)\right) + R_n \left(1 - e\left(\frac{-t}{\tau_n}\right)\right) \quad (3.16)$$

Where n is the total number of thermal resistor or capacitors in the network. Before using the fitting app in MATLAB there is some information available. The equation which gives an idea of what the curve is supposed to look like and the thermal impedance curve.

Least squares fitting is used to extract the unknowns τ and R from equation 3.15 or 3.16. This is a mathematical procedure for finding the best-fitting curve to a given set of points by minimizing the sum of the squares of the offsets ("the residuals") of the points from the curve[71]. The thermal impedance curve is nonlinear, therefore nonlinear least squares fitting is applied to it. For nonlinear least squares fitting to a number of unknown parameters, linear least squares fitting may be applied iteratively to a linearized form of the function until convergence is achieved [72]. Fig 3.10 shows the original curve (black) and the fitted curve (green). The app gives the values of R and τ related to the green curve depending on the number of time constants put in equation 3.15 and 3.16.




Fig 3.10: Thermal impedance with fitted heating curve

3.2.2.3 Deconvolution

The deconvolution method has been used in [25] to extract the time constants spectrum (Foster network) from the thermal transient curve. The cooling curve after a heat pulse is applied is essentially a step-function response. The cooling curve as well as the heating curve is a summation of exponentials. The heating curve was used in [25] to derive the time constants using deconvolution. The simplest form of the heating curve is a single time constant which can be represented as

$$a(t) = a * \left(1 - e^{\left(-\frac{t}{\tau} \right)} \right) \quad (3.17)$$

For a more complex response, the equation will be a summation of different time constants of different magnitudes. For a Foster network with n time constants

$$a(t) = \sum_{i=1}^n a_i * \left(1 - e^{\left(-\frac{t}{\tau} \right)} \right) \quad (3.18)$$

Due to varying range of time constants that are important (from range of 10^{-6} to several seconds) a logarithmic scale will help in simplifying the process.

$$z = \ln t \quad (3.19)$$

$$l = \ln \tau \quad (3.20)$$

Now the time response can be represented as

$$a(z) = \int_{-\infty}^{\infty} R(l) \left(1 - e^{\left(-e^{(z-l)} \right)} \right) dl \quad (3.21)$$

Differentiating both sides with respect to z (see Appendix 2) a convolution type equation that is obtained which leads to finding the unknown function of the thermal resistance with respect to the time constant. Where R(l) are the magnitudes related to the time constant which needs to be divided by the power dissipation to get the resistance as the derivation is done using the thermal transient.

$$\frac{da(z)}{dz} = R(z) \otimes W(z) \quad (3.22)$$

Where

$$W(z) = e^{(z-e^{(z)})} \quad (3.23)$$

This process was applied for two cases. For a cooling curve derived from a simulation and a cooling curve derived from experiment. The simulation parameters were obtained by calculating the thermal capacitance and resistance from the physical structure of the device under test.




Fig 3.11: Simulated cooling thermal transient

The cooling curve above in Fig 3.11 was changed to a heating curve in order to conform with equation 3.18 so that the deconvolution process can be carried out. Because of the resolution needed to get the small time constants (10^{-4} s), if small points are taken there will be numerous points for the curve of several seconds. When these points are plotted on a log scale as shown in Fig 3.12 a few points appear in the early part of the curve with a dense number of points at the end. This information mostly represents the heat sink with a large time constant that doesn't require a resolution of the order (10^{-4} s). To solve this problem a log of the time points was taken to help redistribute the points on the curve. After the redistribution of points, numerical differentiation was carried out as in equation (3.22) to give Fig 3.13.




Fig 3. 12: Cooling thermal transient (log scale)




Fig 3.13: Convolution of thermal transient

The convoluted form in Fig 3.13 contains the information of the time constants. The red arrows show the actual time constants used in the simulator to obtain the transient cooling curve. The peaks in the convolution form give an indication of the presence of a time constant. To make these peaks more pronounced, the deconvolution is used on equation (3.22) to find $R(z)$. The simplest form of the deconvolution process is by deriving the Fourier transform of equation (3.22)[73]. Although this method for the extraction of the $R(z)$ is theoretically correct it is important to consider that the deconvolution can be derived only approximately. Especially in experimental measurements, the accurate transient response is never obtained. The measured functions are always affected by measuring inaccuracies, quantization and other noise, which could be enhanced by exact deconvolution [25]. Other methods have been proposed to reduce the noise such as using Bayes iteration [74] Jansson's and Gold's method [75] and the METs [76].

Resolution of the deconvolution form is important. This depends on the weighting function $W(z)$ in equation (3.23). The degree of blurring can be

characterised by the Δz half value width of the weight function [73]. The Δz value for the weighting function (shown in Fig 3.14) is 2.4464 which is just higher than a decade. Note that z is the natural log of time; 1 decade= $\ln(10)$; 1 z unit =2.3026.




Fig 3.14: Weighting function

This explains Fig 3.13. Although 7 time constants were used, only 2 apparent peaks can be seen. Peaks 3a, 3b (one arrow used because they are very close together) and 4 have been smeared because they lie within Δz which is about a decade. The same with 5 and 6 (peak not clear). As a result, after deconvolution to find the time constants, only three resulting peaks at $\tau=0.25s, 3 \times 10^{-3}s, 1 \times 10^{-4}s$ were obtained.

The same technique was applied on the experimental measurement shown in Fig 3.15 using the filtered curve. The figure also shows the experimental measurement with a lot of noise. This noise produces a big challenge. The exact form of the waveform is not known as in other applications thereby making it difficult to differentiate between noise and useful data. The impact this has in the deconvolution process is shown in Fig 3.16. It is expected that in a normal situation that the da/dz should not have a negative value. This is one of the computational issues associated with the structure function. More issues associated with the structure function will be discussed further in the subsequent parts.




Fig 3.15: Experimental cooling curve, filtered (red) and unfiltered (blue)




Fig 3.16: Experimental convolution form

3.3 Foster to Cauer Conversion

As mentioned earlier the Foster network does not have any relation to the physical structure. Therefore the Foster network derived from the thermal transient has to be converted to a Cauer type network. The synthesis of passive networks is used to convert the Foster network. The Cauer network is first explained by deriving its equation analytically [77].




Fig 3.17: Cauer Network Analysis

From Fig 3.17 the following equations hold true:

$$P_{i+1}(s) = \frac{(T_i(s) - T_{i+1}(s))}{R_i} \quad (3.24)$$

$$P_i(s) = P_{i+1}(s) + s C_i T_i(s) \quad (3.25)$$

$$T_i(s) = P_i(s) Z_{th_i}(s) \quad (3.26)$$

$$T_{i+1}(s) = P_{i+1}(s) Z_{th_{i+1}}(s) \quad (3.27)$$

From equations (3.24)-(3.27) and Fig 3.17 the total impedance Z_{th_i} can be considered as the impedance of the capacitor in parallel with the resistance and the impedance $Z_{th_{i+1}}$ as presented in (3.28).

$$\frac{T_i(s)}{P_i(s)} = Z_{th_i}(s) = \frac{1}{\left(s C_i + \frac{1}{R_i + Z_{th_{i+1}}(s)} \right)} \quad (3.28)$$

The thermal capacitances and resistances can be calculated from the heat source to the heat sink by considering the equation of the input impedance in (3.28). The method was shown in [63] where the impedance and the admittance as presented in (3.30) and (3.31) are both used to achieve the goal of extracting the thermal resistances and capacitances sequentially and in a recursive manner. This process is carried out for each capacitor and resistor pair in the Foster network.

$$i = 1, \dots, n \quad (3.29)$$

$$\frac{1}{Z_i(s)} = s C_i + Y_i \quad (3.30)$$

$$\frac{1}{Y_i(s)} = R_i + Z_{i+1} \quad (3.31)$$

Where $Z_{n+1}=0$

To derive the Cauer network from the Foster network, the equation for the Foster network needs to be considered. The equation for the Foster network is derived from the input impedance (Laplace form) using a similar technique as

the Cauer network equation derivation [78]. Therefore, the Foster network for a of a two chain network can be written as

$$Z_{in}(s) = \frac{R_i}{1 + s R_i C_i} + \frac{R_{i+1}}{1 + s R_{i+1} C_{i+1}} \quad (3.32)$$

This can be re-arranged as:

$$Z_{in}(s) = \frac{s(R_i R_{i+1} C_{i+1} + R_i R_{i+1} C_i) + (R_i + R_{i+1})}{1 + s(R_{i+1} C_{i+1} + R_i C_i) + s^2(R_i R_{i+1} C_i C_{i+1})} \quad (3.33)$$

The relationship between the Foster network and the Cauer network is established as the format of (3.33) matches format equation (3.28) when factorised. By inverting equation (3.33), the capability to obtain the first thermal capacitance in the Cauer network using factorisation is gained because the equation becomes identical to (3.30). The remainder is then inverted to conform to equation (3.31), as a result of which the corresponding thermal resistance is obtained. An example of this process with a two chain Cauer can be found in Appendix 2.

It should be noted that the Cauer parameters (resistances and capacitances) are determined unequivocally by the Foster-Cauer transformation indicating the physical meaning of the Cauer-circuit. On the other hand, the representation of the Foster impedances is ambiguous, since every permutation of pairs of resistances and capacitances in (3.32) leads to a mathematically identical expression [77].

3.4 Structure Function

Structure functions are obtained by direct mathematical transformations from the heating or cooling curves [79]. These curves may be obtained either from measurements or from the simulations of the detailed structural model of the heat flow path. In both cases a unit power step function has to be applied to the structure, and the resulting increase (or decrease, in case of switching off) in temperature at the same location has to be measured in time, following the switching on of the device [80].

The structure function is derived from the thermal resistances and capacitances in the Cauer form (because Cauer networks have a link with the physical structure). The advantage of the structure function is that it does not only reveal the value but also the location of the thermal resistance and capacitance in the heat flow path. There are two types of structure functions: differential and cumulative.

3.4.1 Cumulative Structure Function

The cumulative structure function is also known as the Protonotarios-Wing function[81]. This function presents a graphical representation of structure based on the thermal capacitance and thermal resistance. The cumulative structure function is the sum of thermal capacitances $C\Sigma$ (cumulative thermal capacitance) in the function of the sum of thermal resistances $R\Sigma$ (cumulative thermal resistance) of the thermal system, measured from the point of excitation towards the ambient. Discretization of the structure function results in a Cauer network. As pointed in Fig 3.18 each slice represents a corresponding Cauer thermal capacitance and resistance.




Fig 3.18: Cumulative structure function

Where R_{thn} and C_{thn} :

$$R_{thn} = \sum_{i=1}^n R_{thi} - \sum_{i=1}^{n-1} R_{thi} \quad (3.34)$$

$$C_{thn} = \sum_{i=1}^n C_{thi} - \sum_{i=1}^{n-1} C_{thi} \quad (3.35)$$

The X-axis which is the thermal resistance is representative of the depth of the device because thermal resistance is proportional to the thickness. The thermal capacitance is on the Y-axis and the step represents sudden transition from one material to another.

3.4.2 Differential Structure Function

In [80] the *differential structure function* is defined as the derivative of the cumulative thermal capacitance with respect to the cumulative thermal resistance, by

$$K(R_{\Sigma}) = \frac{dC_{\Sigma}}{dR_{\Sigma}} \quad (3.36)$$




Fig 3.19: One dimensional heat flow model

Considering a dx wide slice of a single matter of cross section A , this value can be calculated. In this case, the slice resistance is (3.37) and the slice capacitance is (3.38), where c_v is the volumetric heat capacitance, λ is the thermal conductivity and A is the cross sectional area of the heat flow, the K value of the differential structure function is represented by (3.39)

$$dR_{\Sigma} = dx/\lambda A \quad (3.37)$$

$$dC_{\Sigma} = c_v A dx \quad (3.38)$$

$$K(R_{\Sigma}) = \frac{c_v A dx}{\frac{dx}{\lambda A}} = c_v \lambda A^2 \quad (3.39)$$




Fig 3.20: Differential structure function of a diode

This parameter is proportional to the c and λ material parameters, and to the square of the cross sectional area of the heat flow, consequently it is related to the structure of the system. In other words: this function provides a map of the square of the heat flow cross section area as a function of the cumulative resistance. In these functions, the local peaks indicate reaching new surfaces (materials) in the heat flow path, and their distance on the horizontal axis gives the partial thermal resistances between these surfaces. More precisely the peaks point usually to the middle of any new region where both the areas, perpendicular to the heat flow and the material are uniform.

3.4.3 Computational Issues of the Structure Function

There are some computational issues related to the structure function apart from the ones mentioned previously. The issues with the deconvolution process covers from obtaining thermal impedance curve to the Foster network. It has been indicated that data can be obtained from both experiments and simulations (where noise is practically zero). High sampling frequencies are important to have information of the parts of the device that are closer to the heating element which means more noise. The deconvolution process has been stated previously to be only able to derive the time constants approximately. This applies to all the methods because they have a theoretical limit due to the non-orthogonality of the exponentials which affects the filtering.

Once the cooling curve is filtered and the Foster network is obtained then the transformation from Foster to Cauer becomes the next step. In [61] a reference

model was used to highlight the issues related to the process of obtaining the structure function. In order to be able to calculate analytically the time constant spectrum, a simple geometry is considered and is shown in Fig 3.21.

The slab's dimension are simplified into a uniform slab of length, L and constant cross-sectional area, A . The equation for the structure function as in (3.39) is also used in this scenario. If all the parameters in equation (3.37) are set to the unit value (1) then the structure function will be a straight line as shown in Fig 3.22.




Fig 3.21: Reference model. [61]




Fig 3.22: Differential structure function showing truncating effects. [61]

The accuracy of the structure function depends on the number of terms used. It can be seen from Fig 3.22 that the number of terms (which means the time constant or RC components in the Cauer network) affects the accuracy of the structure function produced. For an infinite number of terms the structure function is as expected. As the number of terms decreases a truncation effect is

observed. The lesser the number of terms, the more different the structure functions appear in relation with the original. A large number of terms also help to give resolution when plotting the structure function. In the simulation results shown previously only three time constants were identified. This means that only three points will appear on the structure function plot which wouldn't make much sense to use. The obvious solution will be to use a lot of points but this has a setback as well.

A high precision of digits is needed to convert Foster to Cauer. [79] states that if the lumps (RC pairs) exceed a several lumps then extended arithmetic is needed with precision digits of 70 decimal digit and practically unlimited exponential range. There is no analytical formula to know how many precision digits are needed to compute the Foster to Cauer transformation with enough accuracy.

It can be seen that for different digit precision there is a difference in the structure function. In Fig 3.23 the 26 digits has a lot of oscillations which appears different from the 28 and 27 precision digits.

A difference in the precision digit will have an impact on the structure function. Due to all these challenges the focus has moved to implementing the measurement system and using a dedicated system to process the cooling curve into the structure function.




Fig 3. 23: Structure functions showing the influence of precision digits.[61]

3.5 Conclusion

In this chapter the structure function, its relation to the thermal networks and the power devices have been extensively discussed. The process of obtaining the structure function has been elaborated and the challenges associated with it have been discussed. It has been pointed out that there are mainly two thermal networks which are needed for thermal problems in power electronics, the Foster network and the Cauer network. These models can be derived from various sources. It has been shown that the Foster network can be derived from the thermal impedance curve using the graphical method, curve fitting and deconvolution method. The deconvolution method was used in this work to derive the Foster network from the thermal impedance curve. The Cauer network is then derived from the Foster network using the Foster to Cauer conversion. The two types of structure functions have been presented. The challenges related to deriving the structure function have been elaborated.

Chapter 4: On-Board Temperature Profile Acquisition

4.1 Introduction

This chapter discusses the design of the measurement circuit considering its application in inverters used in induction motor drives. As mentioned in Chapter 1 the aim is to do the measurement during maintenance routine, when the mechanical system is idle. The measurement process is to be carried out in such a way that the connections in the inverter are not changed and no additional power components are needed, except for the analogue circuitry used to measure temperature, which can be easily incorporated in a gate-driver board.

In this work, the cooling curve of the power device is needed in order to obtain its structure function. Therefore, a methodology is presented which enables heating up of the power devices (with constant power) in a 3-phase 2-level inverter configuration without the motor load moving. Vector control (Indirect rotor flux orientation) is used to achieve this goal.

4.2 Measuring Technique

As mentioned in Chapter 2, the collector-emitter voltage (V_{ce}) is used to measure the temperature of the IGBT. An N-channel IGBT can be considered as an N-Channel MOSFET on a p type substrate; this is shown in Fig 4.1. The p-n junction at the collector forms a diode.




Fig 4.1: (a) N-Channel IGBT (NPT) Cross Section (b) IGBT Equivalent Circuit[55]




Fig 4.2: Relationship between the Collector Emitter Voltage (V_{ce}) and Collector Current (I_c) in an IGBT

The p-n junction features a well-known temperature dependence on its on-state voltage[53]. This dependence can be used to calibrate the device at different temperatures by using a constant low bias current to prevent self-heating of the IGBT. The characteristic of the MOSFET begins to come into effect after the knee voltage as illustrated in Fig 4.2 of the diode has been surpassed. After the knee voltage, the voltage drop due to the channel resistance ($R_{channel}$) and drift resistance (R_{drift}) shown in Fig 4.1 dominate.

Although the I-V characteristic of a modern IGBT chip exhibits a positive temperature coefficient at nominal current level, that is, V_{ce} increases with increasing temperature for a constant injected current; the temperature coefficient is generally negative for lower currents. In this current regime V_{ce}

decreases almost linearly with growing temperature at a rate ϵ of approximately -2mV/K [53]. Therefore a linear relationship can be created by measuring the V_{ce} at different reference temperatures as it can be seen in Fig 4.3 for Magna Chip MPMB75B120RH IGBT.




Fig 4.3: Measured temperature dependence of V_{ce} for a sense current $I=100\text{mA}$

In order to obtain the figure shown above, the calibration process needs to be carried out. The calibration process is carried out on a hot plate or oven that has the ability to provide different fixed temperature levels. A fixed temperature is needed in order to ensure homogeneity of temperature at the chip; meaning the whole module is held at a constant temperature.

4.2.1 Basic Off-line Measurement Method

Once the calibration is carried out, the V_{ce} can be used to obtain the cooling curve of the IGBT. A basic method of measuring the cooling curve is, passing a constant high current through the device under test (DUT) to heat up the device using a high current source; a switch is placed in the high current path to turn on and off the high current during heating and measurement respectively. The switch is controlled by the control platform; the controller provides an interrupt to start the measurement of the cooling curve.




Fig 4.4: Cooling curve measurement chart

The voltage measurement is connected to the controller through a data acquisition assistant (DAQ). When the interrupt is received, the DAQ acquires the cooling curve measurement. During the measurement the constant low current used for calibration passes through the device to create a voltage drop proportional to temperature. This relationship will have been obtained from the device calibration mentioned earlier. The measurement system is illustrated in Fig 4.4.

The different layers of the power module as explained in the previous chapters have different material properties and dimensions. As a result, the different materials have different time constants. Due to the different time-scales involved in thermal dynamics, the logarithmic time-scale is used to process thermal transient after obtaining them. Thermal measurements tend to be noisy, making noise below 0.1 °C very difficult to obtain especially for measurements with high sampling rates.

Different filtering techniques exist [82]. The following techniques are based on determining every new point in the logarithmic time-scale by averaging the linear time-scale [83, 84]. The result is that the number of samples used to compute every new point in the logarithmic time-scale is bigger for the final part of the transient than for the beginning. Therefore, different levels of filtering are applied to the original transient. The final decades of time are more filtered than the initial decades of the transient, therefore noise becomes non-stationary. Another method using moving average filter was developed in

[85]. The problem of this optimal theory is the second derivative computation. When experimental measurements are used, the numerical computation of the second derivative is very problematic due to the presence of noise [86, 87]. The approach used in [82] based on [88, 89] consists in using a multiexponential signal which fits the experimental measurement in a least squares sense.




Fig 4.5: Measured Cooling Curve

A measurement obtained using the system in Fig 4.4 is shown in Fig 4.5. The cooling curve is obtained by carrying out multiple measurements and is a result of 10 averages. The aim for this multiple measurement is to eliminate the noise measured in the cooling curve without losing part of the original cooling curve, as opposed to the other techniques mentioned above that make use of a single cooling curve extraction.

As stated earlier, the power module has different layers and different time constants (some fast, some slow). The measurement is taken at a constant sampling rate, with consideration of the total cooling curve time and the smallest time constant. If a high sampling rate is chosen to accommodate the smallest time constant, it might be the case that the number of data points will be in the order of 10^6 . This puts a strain on the computation time. On the other hand choosing a low sampling rate to accommodate the time of the cooling curve might lead to a loss of the information contained in the smaller time constants. Processing the curve is made easier by distributing the data points

exponentially to produce the curve in Fig 4.6. It can be observed that the blue curve has more points at the beginning at the curve where the most information on the power devices exists.




Fig 4.6: Measured cooling curve (log scale-time axis)

4.3 On-Board Module Heating-Up Method

A method of in-situ measurement for traction inverters during non-operational periods is presented. This method makes use of structure function in order to detect degradation in the inverter modules. The structure function is derived from the cooling curve of the device. In order to obtain the cooling curve a heating pulse needs to be applied to the device. This needs to be incorporated in a functioning inverter system driving an induction motor. The process is to be carried out during non-operational phases and without additional devices and components except the analogue circuit for measurement. The method used is passing of heating current through the motor without rotating the rotor as system needs to be stationary during maintenance routines. To understand the methodology used in this work the principles of an induction motor need to be understood (See Appendix 3 section A3.2).

4.3.1 Vector Control

It has been established that in order to rotate an induction motor, a rotating magnetic field is required. In this work the aim is to heat the devices without rotating the motor. A good start in search for a solution is to have a look at the

DC machines. The DC machine operates on the principle that a current carrying conductor placed in a magnetic field experiences a force perpendicular to both the magnetic field and the current. This concept is illustrated in Fig 4.7. A good mnemonic for this concept is the Fleming's left hand rule which states that the thumb is representative of the force acting on the current carrying conductor, the forefinger represents the direction of the magnetic field and the centre finger represents the direction of the current.




Fig 4.7: Principle of DC motor

The magnetic field is produced by a permanent or an electro-magnet. The current in the current carrying conductor is produced by a DC voltage via the brushes (motors with brushes). This current is called the armature current. In the case where armature current or the field current is non-existent the DC motor remains stationary. To relate this to the induction motor the stator can be considered as the electromagnet and the rotor can be considered as the armature. The induction motor can be controlled in a similar way to the DC machine using vector control. The aim is to make the motor stationary while having current through the stator windings in order to heat the devices. This concept will be explored by considering the dynamic equation of an induction motor. The stator has 3 coils A B C which can be represented by two stationary coils α and β . Each coil has a resistance and inductance as shown in Fig 4.8.




Fig 4.8: Induction motor represented in $\alpha\beta$

$$V_{s\alpha} = i_{s\alpha} * R_s + \frac{d\varphi_{s\alpha}}{dt} \quad (4.1)$$

$$V_{s\beta} = i_{s\beta} * R_s + \frac{d\varphi_{s\beta}}{dt} \quad (4.2)$$

The rotor has 3 coils A B C which can be represented by two moving coils α and β . Each coil has a resistance and inductance.

$$V_{r\alpha} = i_{r\alpha} * R_r + \frac{d\varphi_{r\alpha}}{dt} \quad (4.3)$$

$$V_{r\beta} = i_{r\beta} * R_r + \frac{d\varphi_{r\beta}}{dt} \quad (4.4)$$

The above equations can be written for a rotating frame (dq) at electric speed ω_e . The details on how the dq transformation can be found in the appendix 3 in section A3.3. Where

Stator

$$V_{sd} = i_{sd} * R_s + \frac{d\varphi_{sd}}{dt} - \omega_e * \varphi_{sq} \quad (4.5)$$

$$V_{sq} = i_{sq} * R_s + \frac{d\varphi_{sq}}{dt} + \omega_e * \varphi_{sd} \quad (4.6)$$

Rotor

$$0 = i_{rd} * R_r + \frac{d \varphi_{rd}}{dt} - \omega_{sl} * \varphi_{rq} \quad (4.7)$$

$$0 = i_{rq} * R_r + \frac{d \varphi_{rq}}{dt} + \omega_{sl} * \varphi_{rd} \quad (4.8)$$

Where $V_s, V_r, I_s, I_r, R_s, R_r, \varphi_s, \varphi_r$ are the stator and rotor voltages, currents, resistances and fluxes respectively. Considering the rotor equations and the fact that ω_e (electrical speed) ω_r (rotor speed) and ω_{sl} should be zero as the rotor should be stationary and the field should not be rotating .Equation (4.8) will be

$$0 = i_{rq} * R_r + \frac{d \varphi_{rq}}{dt} \quad (4.9)$$

The stator and rotor fluxes of the two coils in dq frame are

$$\varphi_{rq} = L_o * i_{sq} + L_r * i_{rq} \quad (4.10)$$

$$i_{rq} = \frac{\varphi_{rq} - L_o * i_{sq}}{L_r} \quad (4.11)$$

$$\varphi_{rd} = L_o * i_{sd} + L_r * i_{rd} \quad (4.12)$$

$$i_{rd} = \frac{\varphi_{rd} - L_o * i_{sd}}{L_r} \quad (4.13)$$

Substituting (4.11) in (4.9)

$$0 = \frac{d \varphi_{rq}}{dt} + \frac{R_r}{L_r} \varphi_{rq} - \frac{L_o}{L_r} R_r i_{sq} \quad (4.14)$$

Where $L_o, L_r,$ and ω_{sl} , are the magnetizing inductance, rotor inductance and slip respectively. Using rotor flux orientation [90], the rotor flux φ_r (yellow) is positioned on the d axis (see Fig 4.9) . This means that the rotor flux has no q component ($\varphi_{rq}=0$)

Comparing (4.19) and (4.18) it is apparent that i_{sd} is provided if field conditions are constant. This means just like in the DC machine i_{sd} can be used in the induction motors as the field current [90]. This is true for the i_{sq} being the torque current component if the d axis is oriented on the rotor flux axis as shown in Fig 4.9. In this condition, equation (4.8) can be written as where $L_r/R_r = \tau_r$

$$\omega_{sl} = -\frac{R_r}{L_r i_m} i_{sq} \implies \omega_{sl} = -\frac{1}{\tau_r i_m} i_{sq} = K_{sl} * i_{sq} \quad (4.20)$$

The torque equation is defined as:

$$Torque = K * i_{sq} \phi_{rd} \implies Torque = K * i_{sq} L_o i_m \quad (4.21)$$

It can be seen from (4.21) and (4.20) that i_{sq} has a proportionality to the torque. This means that the induction motor can be controlled like a DC machine. The i_{sd} serving as the field current and the i_{sq} serving as the armature current. From the equations above it has been obtained that for zero speed the i_{sq} (torque/armature current) needs to be 0. The i_{sd} (field) current can be applied as long as the i_{sq} is 0 and the rotor will not rotate. This provides the opportunity to heat up the device without turning the motor. Therefore applying zero torque current i_{sq} and a certain fixed value for the magnetizing i_{sd} was carried out in simulation using indirect rotor flux orientation (IRFO).

There are two known methods the direct vector control and the indirect vector control. The direct vector control derives the rotor flux angle from measured voltage and currents. For the indirect vector control the rotor flux angle is derived from the vector controlled constraint equation. In this work the indirect vector control will be used. This is due to the fewer amounts of sensors needed compared to the direct vector control.




Fig 4.11: Fundamental structure of vector control (IRFO)

The vector control outputs the voltage references in dq domain, these references are then fed into the pulse width modulation (PWM) after a conversion to three phase system. The current from the three phases of the motor are converted to alpha-beta, then to dq currents and then used for feedback. The second feedback is the rotor speed which is then used as a reference to the q current component. Also the rotor speed is used to calculate between the reference point and the d-axis (See Appendix 3 Section A3.3 & A3.4) in order to obtain the conversion from alpha-beta to dq and dq to alpha-beta. A simulation using the parameters shown in Table 4.1 produces the three phase currents shown in Fig 4.12 by applying the zero torque current reference (zero speed reference) and a field reference of 7 amps. The current reference of 7A is based on the maximum magnetising current for the induction motor used in the experiment. This shows a constant current flowing in the three phases, which indicates that the process of heating the device for junction temperature measurement can be achieved. Shown in Fig 4.13 is the temperature of the top IGBT of the first phase.

Table 4.1: Simulation Parameters

Simulation Parameters	Value
Switching Frequency	10kHz
Stator Resistance	2.3 Ω
Stator Leakage Inductance	0.01H
Rotor Resistance	1.5 Ω
Rotor Leakage Inductance	0.01H
Magnetizing Inductance	0.1H
Inertia	0.01 kg.m ²
DC Link Voltage	700V




Fig 4.12: Simulation of three phase currents




Fig 4.13: Simulation of junction temperature of top switch (Phase A)

Due to the nature of current through the phases, it can be deduced that not all the switches are heating in this condition. A map of the heating IGBTs and the direction of the currents are shown in Fig 4.14. From Fig 4.15 it can be noticed that the only three switches conduct current in this technique. The top switch in phase A and the two bottom switches in Phase B and C. It can be seen from Fig 4.15 that the devices only conduct for a short amount of time. This time is determined by the controller, because the stator resistance of the motor is quite small. Therefore a huge amount of current above the rated current might flow if the timing is not kept under a certain constraint. It is shown in Fig 4.15 by the dashed lines the short time in which a current path is created. The current flows from the top switch of phase A, through the motor and divides equally into phase B and C as confirmed by Fig 4.12.




Fig 4. 14: Simulation of three phase inverter showing currents and heated devices




Fig 4.15: Simulation switching sequence of heated devices (time scale = $50\mu\text{s}/\text{div}$)

In this case the dq transformation is affected by the order of the phases. The instance shown above is ABC, with phase A being first. To heat the other switches the following orders have to be used: BCA and CAB. All these sequences produce zero torque and speed which can be seen in Fig 4.16 and Fig 4.17 .




Fig 4.16: Simulation of rotor speed




Fig 4.17: Simulation of torque

4.4 Temperature Measurement in the Inverter

The measurement system needs to be applied to a three phase half bridge inverter system that drives an induction motor. This makes the environment which the Vce will be measured a challenging one. The challenge is trying to measure hundreds of millivolts in the presence of hundreds of volts as illustrated in Fig 4.18. Therefore high voltage protection and high accuracy is needed.




Fig 4.18: Illustration of measurement circuit on inverter

A number of on-board measurement methods for inverter set-up have been proposed in literature. [91] proposes a method to measure the on-state resistance of a CoolMOS devices during operation to determine the junction temperature. The method is implemented by using a detector MOSFET and a resistor in parallel with the MOSFET under test. A large resistance is chosen to limit the dissipation in the detector MOSFET. The voltage across the resistor is measured which is considered to be the same as the drain source

voltage. [16] combines the V_{ce} and a thermal model to determine the temperature. It uses a potentiometer in combination with a differential amplifier to measure the temperature. [92] is similar to [16], it uses an isolation amplifier in conjunction with Zenner diodes, Schottky diodes, capacitors and resistors. This work uses the method presented in [51] to implement the measuring circuit. It follows the principle of a method known as the desaturation protection usually used in IGBT gate drives to protect against short circuits and overload currents. The V_{ce} is measured in order to detect if the current enters the saturation region.




Fig 4.19: Desaturation protection circuit

The desaturation circuit is shown in Fig 4.19; the current source is used to forward bias the diode D1. The V_{ce} and the voltage drop across the diode are measured and compared with the threshold voltage using a comparator. Fig 4.20 shows the basic principle of the measurement system that is used in this work. The current source forward biases the two diodes D1 and D2 when the IGBT is turned on. When IGBT is turned off the diode D1 blocks the high voltage protecting the measurement circuitry from damage.




Fig 4.20: Vce measurement

The assumption is that the two diodes D1 and D2 are identical and have the same voltage drop across them ($V_{D1}=V_{D2}$). So the V_{ce} can be inferred by subtracting the voltage drop across the diode D2 from the potential V_b .

$$V_{ce} = V_b - V_{D2} = V_b - (V_a - V_b) = 2V_b - V_a \quad (4.22)$$

Equation (4.22) can be obtained in a practical sense by the use of operational amplifiers as shown in Fig 4.21. A non-inverting amplifier and a differential amplifier are used to carry out the mathematical operation in equation (4.22). First V_b is amplified by a factor of 2 using the non-inverting amplifier to obtain $2V_b$. The closed loop voltage gain equation of a non-inverting amplifier is:

$$A_{(v)} * V_b = \left(1 + \frac{R_5}{R_6}\right) * V_b = 2 * V_b \quad (4.23)$$

Where $R_5 = R_6$




Fig 4.21: V_{ce} calculation using operational amplifiers

V_{ce} is obtained by using a differential amplifier to obtain the difference between the output of the non-inverting amplifier and V_a . The output voltage of a differential amplifier is defined by (4.24); assuming all the resistors are the same, the output of the differential amplifier can be defined by (4.25). The additional benefit of using the differential amplifier is the ability to add gain to the signal. This is helpful because it can provide an optimum use for the range of the analog to digital (A/D) converter. This means an increase in the resolution.

$$V_{out} = 2V_b \left(\frac{R_4}{R_3 + R_4} \right) \left(\frac{R_1 + R_2}{R_1} \right) - V_a \left(\frac{R_2}{R_1} \right) \quad (4.24)$$

$$V_{out} = V_{ce} = (2V_b - V_a) \quad (4.25)$$

According to [51] in order for the measurement circuit to meet the desired specifications, D1 and D2 need to meet certain criteria:

1. the current through the two diodes should be equal. Connecting diodes' common terminals to high impedance input of the amplifier fulfils this condition.

2. the diodes should be thermally coupled to keep the junction temperatures on similar level. This can be done for example by using a two diode in a single package or keeping the diodes in very close proximity.

3. the diodes need to have similar forward voltage temperature coefficients.

4.5 Conclusion

This chapter has presented the design of the measurement circuit considering its application in inverters used for induction motor drives. Details on how the measurements circuit functions have also been presented. The methodology has been presented in this chapter that explains how to heat up the power devices with constant current in a 3-phase 2-level inverter configuration with an induction load. Simulation results have been presented that show a zero speed has been achieved while heating up the power devices. The next chapter will present how the measurement system and the heating technique will be used together to obtain the thermal transient.

Chapter 5: Implementation of On-Board Diagnostics Capability

5.1 Introduction

In this chapter, the theoretical notions presented in chapter 2, 3 and 4 will be deployed as a practical solution. First an overview of the experimental (prototype) set-up of the on-board health monitoring system is presented. The overview of the whole test set-up is shown in Fig 5.1. The experimental rig consists of the power converter, induction motor load, current and voltage measurement, control platform and a PC. The DC-AC converter is a 3 phase 2-level converter which contains 3 half bridges to make up the 3 phases which supply the induction motor. The converter is supplied by a DC power source. The PC is used as an interface to the control platform and also as an interface to obtain the measured data. The control platform has analog to digital converters (A/D) through which all the measurements are converted to digital form. The control platform produces the gate signals that control the devices in the power converter which are as a result of the current measurement (feedback) carried out by the current sensors on each phase. The voltage measurement is used to obtain the temperature. The voltage is converted to digital form and processed to obtain temperature in the PC by using the linear equation.




Fig 5.1: Overview of experimental set-up

The different aspects of the experimental prototype such as the power-cell, measurement circuit, gate drives, the control platform, modulation technique and the control design are explained in the next paragraphs. A list of the equipment used in the experimental set-up is shown in Table 5. 1.

Table 5. 1: List of equipment

Component	Specification	Number of units
DC Power Supply	15kW(750V 20A)	1
Power Module	MPMB75B120RH	3
Current Transducer	LEM LA 25-P	3
Electrolytic Capacitor DC	820uF 500V	4
Film Capacitor	5uF 500V& 1u 1200V	2/2
FPGA	ProASIC3 A3P1000	1
DSP	TMS320C6713	1
Temperature Measurement Board	Own Design	1
Gate Drive Board	Own Design	3

5. 2 Power Inverter

As mentioned earlier a Voltage Source Inverter (VSI) is used in this work to drive an induction motor as shown in Fig 5.2. The electrolytic and film capacitors shown in Fig 5.2 are used to decouple the effects of parasitic inductance. The capacitors provide a low impedance path for ripple currents due to hard switch inverters. A combination of electrolytic capacitors and film capacitors has been used in this inverter design. The electrolytic capacitors are used due to their cost advantage and availability of large capacitances. However, they suffer from the limitation of low current ripple capability; the film capacitors are used in tandem with the electrolytic to compensate for this. The value of the capacitance used is calculated using the method presented in [93]. The capacitance value chosen is 820uF; due to the 500V maximum voltage of the capacitors two are used in series. To make the value of the total capacitance 820uF both series capacitor were paralleled. The film capacitors are placed physically close to the switching devices in order to deal with switching transients.

The current measurements are placed on the same power board. Three LEM LA 25-P current transducers are placed on the board with the output of each phase going through a current sensor. The measurements are taken from the board (output of sensors) to the FPGA (controller). The inverter comprises of 6 active switches and the anti-parallel diodes (two switches per module). An image of inverter is shown in Fig 5.3. The switches are controlled using space vector modulation. Space vector modulation (SVM) is one of the preferred real-time modulation techniques and is widely used for digital control of voltage source inverters [94, 95].




Fig 5.2: Schematic of the power inverter




Fig 5.3: Image of power inverter

5.2.1 Space Vector Modulation Scheme

The converter is operated in a way that the top switch of certain phase has to be the opposite with the corresponding switch in the same phase. For example from Fig 5.2, S1 and S4 are always opposites, hence when S1 is on S4 is off to avoid shorting the DC supply. The switching states can be defined as in Table 5.2. This holds for the other two phases. Consequently it can be deduced that the converter will have 8 possible switching combinations as seen in Table 5.3. The table is usually visualized using the space vector diagram. This is represented by a hexagon with a vector on each edge of the geometry having six equal sectors as seen in Fig 5.4. The zero states are represented by the zero vectors (shown in Table 5.3) which corresponds to the center of the hexagon. The other active states are represented by active vectors which are distributed along the edges of the hexagon. The relationship between the space vectors and the switching states can be derived starting from the output voltage of the three phase inverter assuming that it is in the balanced condition.

Table 5.2: Definition of switching states

Switching State	Phase A		Phase B		Phase C	
	S1	S4	S2	S5	S3	S6
1	on	off	on	off	on	off
0	off	on	off	on	off	on

Table 5.3 Switching states and space vectors [96].

Space Vector	Switching State (Three Phases)	On-State Switch	Vector Definition
Zero Vector \bar{V}_0	111 000	S1,S2,S3 S4,S5,S6	$\bar{V}_0 = 0$
Active Vectors: \bar{V}_1	100	S1,S5,S6	$\bar{V}_1 = \frac{2}{3}V_d e^{j0}$
\bar{V}_2	110	S1,S2,S6	$\bar{V}_2 = \frac{2}{3}V_d e^{j\frac{\pi}{3}}$
\bar{V}_3	010	S4,S2,S6	$\bar{V}_3 = \frac{2}{3}V_d e^{j\frac{2\pi}{3}}$
\bar{V}_4	011	S4,S2,S3	$\bar{V}_4 = \frac{2}{3}V_d e^{j\pi}$
\bar{V}_5	001	S4,S5,S3	$\bar{V}_5 = \frac{2}{3}V_d e^{j\frac{4\pi}{3}}$
\bar{V}_6	101	S1,S5,S3	$\bar{V}_6 = \frac{2}{3}V_d e^{j\frac{5\pi}{3}}$




Fig 5.4: Space vector diagram [96]

Mathematically given any of the two phases the third phase can be calculated. The three phases can be converted to two phases by using the Clarke ($\alpha\beta$)

transformation/ (see Appendix 4 A4.1). The space vector can be represented in the $\alpha\beta$ plane by

$$\bar{V}(t) = v_{\alpha}(t) + j v_{\beta}(t) \quad (5.1)$$

Hence the six vectors can be derived using

$$V_n = \frac{2}{3} V_d e^{j(n-1)\frac{\pi}{3}} \quad n=1 \dots 6 \quad (5.2)$$

The active vector and the zero vectors are stationary vectors as they do not move in space. A reference vector (\overline{Vref}) rotates passing the various sector moving at a speed of the fundamental frequency. For a given magnitude (length) and position, \overline{Vref} can be synthesized by three nearby stationary vectors, based on which the switching states of the inverter can be selected and gate signals for the active switches can be generated. When \overline{Vref} passes through sectors one by one, different sets of switches will be turned on or off. As a result, when \overline{Vref} rotates one revolution in space, the inverter output voltage varies one cycle over time. The inverter output frequency corresponds to the rotating speed of \overline{Vref} , while its output voltage can be adjusted by the magnitude of \overline{Vref} . [96]

At any time, the reference rotating vector is in any sector it is surrounded by three stationary vectors. The stationary vectors have a dwell time which represents the duty cycle of the switching states during a switching period (T_s) of the modulation scheme. The volt–balancing principle is used to calculate the dwell time. The volt-balancing is defined by equation (5.3).

$$\overline{Vref} \times T_s = (\overline{V1} \times T_a) + (\overline{V2} \times T_b) + (\overline{V0} \times T_0) \quad (5.3)$$

$$T_s = T_a + T_b + T_0 \quad (5.4)$$

Where T_a, T_b and T_0 are the dwell times for the static vectors, $\overline{V1}$, $\overline{V2}$ and $\overline{V0}$ respectively. The dwell times can be calculated by substituting the vectors from Table 5.3 into (5.3). The equation for the dwell times in the first sector will be

$$T_a = \frac{\sqrt{3} \times T_s \times V_{ref}}{V_d} \sin\left(\frac{\pi}{3} - \theta\right) \quad (5.5)$$

$$T_b = \frac{\sqrt{3} \times T_s \times V_{ref}}{V_d} \sin \theta \quad (5.6)$$

Where θ is the displacement angle of \overline{Vref} from the α axis. The dwell time of the zero vectors can be derived using equation (5.4). The relationship between the dwell time and the \overline{Vref} can be visualised by assuming \overline{Vref} is in the middle of the sector ($\frac{\pi}{6}$) between $\overline{V1}$ and $\overline{V2}$; this results equal times in their respective dwell times. The same process is applicable to the other sectors provided the angular displacement is normalised so as the range of θ can be within 0 and ($\frac{\pi}{3}$). The systematic arrangement of the switching sequence is the next step. This should be carried out under the following conditions according to [96]:

- The transition from one switching state to the next involves only two switches in the same inverter leg, one being switched on and the other switched off.
- The transition for \overline{Vref} moving from one sector in the space vector diagram to the next requires no or minimum number of switchings.

The sequence used in this work can be seen below which match the conditions mentioned above to minimize the device switching frequency.

```

000 100 110 111
111 110 010 000
000 010 011 111
111 011 001 000
000 001 101 111
111 101 100 000

```

5.3 Control

The control platform used in this work consists of three boards. It consists of a TI C6713 development starter kit (DSK), FPGA board and an HPI (host port interface) daughter card. In addition to the FPGA chip, the FPGA board

contains connectors for the data transmission between the FPGA and DSP, A/D converters (up to ten channels), hardware comparators for over-current or over-voltage protection (up to ten channels), optical transmitters for the PWM signals, data buffers for the data transmission between the FPGA and other devices. The minimum and maximum voltage range that can be measured at the input of the A/D is $\pm 5V$, applying a voltage higher than this will saturate the A/D converter input.

5.3.1 Closed Loop Control

The parameters of induction machines are very important when considering advanced control techniques like vector control. Two procedures used to extract induction motor parameters presented in Table 5.4 are to test the motor under no-load and locked rotor conditions. With the parameters it is possible to calculate the control parameters shown in Fig 5.5. The speed loop is not included because the same results for this application have been achieved by using only the current control loop.

Table 5.4: Motor parameters

	Motor Parameters	Values
Magnetising inductance	L_o	0.35H
Rotor resistance	R_r	2 Ω
Rotor leakage inductance	L_{lr}	15.7mH
Stator leakage Inductance	L_{ls}	15.7mH
Stator resistance	R_s	2.3 Ω




Fig 5.5: Block diagram of vector control (IRFO)




Fig 5.6: Control block

The PI controllers for the i_{sd} and i_{sq} current are identical hence the same design can be used for both controllers. The control blocks can be seen in Fig 5.6. The dynamic equation for the stator coil (dq) frame while considering the plant design can be written as

$$u_{sq} = R_s i_{sq} + \sigma L_s \frac{d}{dt} i_{sq} \quad (5.7)$$

The Laplace form of (5.7) can be written as

$$u_{sq} = R_s i_{sq} + \sigma L_s s i_{sq} \quad (5.8)$$

$$i_{sd} = \frac{1}{(s\sigma L_s + R_s)} u_{sd} \quad (5.9)$$

The plant can be represented as in




Fig 5.7: Plant transfer function of induction motor winding

The time constant of the plant (τ_s) is much slower than the delay of the inverter. This means the plant transfer function is dominant than the inverter transfer function. With this information the closed loop gain can be written as

$$G_{cl}(s) = \frac{x(s)}{x^*(s)} = \frac{G(s)}{1+G(s)} = \frac{K_i K(s+a_i)}{s^2 + (p + K K_i)s + K K_i a_i} = \frac{K_i K(s+a_i)}{s^2 + 2\zeta \omega_n s + \omega_n^2} \quad (5.10)$$

Where the damping factor ζ and natural frequency ω_n can be chosen to be 0.7 and 628.32 rad/s. From equation (5.10) the constants of the controller K_i and a_i can be calculated by deriving the following equations

$$p + K_i K = 879.648 \quad (5.11)$$

$$K K_i a_i = 394786.0224 \quad (5.12)$$

Where

$$K = \frac{K_p}{\tau_s} = \frac{1/R_s}{\tau_s} \quad (5.13)$$

$$p = \frac{1}{\tau_s} \quad (5.14)$$

$$\tau_s = \frac{\sigma L_s}{R_s} \quad (5.15)$$

$$\sigma = \frac{1 - L_o^2}{L_s L_r} \quad (5.16)$$

$$L_s = L_o + L_{ls} \quad (5.17)$$

$$L_r = L_o + L_{lr} \quad (5.18)$$

The values from ((5.13) – (5.18)) which can be derived from table 5.4 is then substituted to solve equation (5.11) to derive K_i . The result is then substituted in equation (5.12) to derive a_i . K_i and a_i have been derived to be 2108.18 and 449.28 respectively. These values were inputted in the host PC for both the i_{sd} and i_{sq} controllers. Using the $i_{sq}=0A$ as derived from chapter 4 and the i_{sd} reference as 7A zero speed (see Fig 5.9) of the motor is achieved while still being able to heat the devices. The output currents are shown in Fig 5.8 (b), the current in phase A is 7A and the other currents in phase B and C are -3.5A, hence a balanced condition. The i_{sd} feedback and reference is shown in Fig 5.8(a) with the measured value following the current reference.




Fig 5. 8: (a) i_{sd} current and reference (b) Phase currents




Fig 5.9: Speed and torque of induction motor during heating

5.4 Gate Driver

The schematic of the gate driver design is shown in Fig. 5.10. In this work the dead time is provided in the controller, but additional circuit is used on the gate driver to provide options. The circuit consists of a resistor R_d , a diode D and a capacitor C_d . This introduces a delay at the rising edge of the driving signal and this delay can be adjusted by changing the value of R_d . The gate driver IC (HCPL-3120) and $\pm 15V$ power supply (NTM0515MC) are used to achieve the required isolation in the gate drive circuit. The gate resistance R_g is chosen depending on the output current of the gate driver IC and the internal gate resistance of the IGBT; the gate resistance is used to control dv/dt of the gate signal. The two Zener diodes at the output of the gate drive are used for protection, to suppress any voltage overshoots. The image of the actual gate driver circuit built is shown in Fig 5.11.




Fig. 5.10: Gate driver schematic




Fig 5.11: Image of gate driver for 2 IGBTs

5.5 Measurement Circuit Design

The measurement circuit was designed with the resolution of the temperature measurement using collector-emitter voltage in mind. The resolution of the collector-emitter voltage with respect to temperature is $\sim 2\text{mV}/^\circ\text{C}$, thus a direct measurement of the collector-emitter voltage inevitably yields to noisy data. The voltage range of the collector-emitter voltage in relation with the temperature is $0.14612\text{V}-0.56612\text{V}$ for the range of temperature $0^\circ\text{C}-200^\circ\text{C}$. The range used in this work for the sake of convenience is $0.1-0.6$. The A/D converter chosen in order to achieve high resolution is a 12 bit chip LTC1407. For a 12 bit A/D the number of discretization levels is

$$N = 2^{12} = 4096 \quad (5.19)$$

It has been stated in the previous section that the limits for the input of the A/D converter is $\pm 5\text{V}$. Hence :

A/D full range= $10\text{V}= 4096$ levels

Collector-emitter voltage range= $0.5\approx 205$ levels

This means that the minimum voltage that can be recorded in the host PC is 0.0024 V . As mentioned earlier the relationship between the voltage and the temperature is $2\text{mV}/^\circ\text{C}$. Therefore with a direct measurement into the FPGA the minimum temperature that can be measured is just above 1°C . To improve this, the full range of the FPGA has to be utilised by applying a gain and an

offset to the measured signal. This is implemented by making the value of the highest voltage measured (0.6) correspond to the upper limit of the FPGA voltage input (+5V) and the lowest voltage measured (0.1) correspond to the lower limit of the FPGA voltage input (-5V). The gain and the offset needed to achieve this is calculated by solving the simultaneous equations

$$5 = 0.6gain + offset \quad (5.20)$$

$$-5 = 0.1gain + offset \quad (5.21)$$

Yielding: gain 20; offset 7V. This can be implemented using electronics. The principle of the measurement circuit has been presented in Chapter 4. In the practical implementation the values of gain and offset need to be incorporated into the circuit design. A practical simulation of the measurement circuit was carried on LT spice using real components. The schematic of the practical measurement circuit is shown in Fig 5.12. The op-amps 1 & 2 result in the Vce voltage as explained in Chapter 4. The differential amplifier (op-amp) can be used to partly implement the gain derived from equations (5.20) & (5.21). The differential amplifier (op-amp 1) is used to produce a gain of 10 although a gain of 20 is needed. The gain of 20 is obtained in 2 stages due to the configuration used to achieve the offset as will be seen.




Fig 5.12: Schematic of the for the top device measurement circuit




Fig 5.13: Simulation of collector emitter voltage

In the simulation, for the IGBT, an FGA180N33ATD Fairchild 330V IGBT was used. Its V_{cesat} is given in Fig 5.13 as 0.579834 V. From Chapter 4 equation (5.22) is used to derive V_{ce} using the op-amps in section 1 (purple) and section 2 (green) shown in Fig 5. 12. Op-amp 2 (green) is a non-inverting amplifier with a gain of 2 and V_b as an input. The output ($2V_b=3.25693V$) of the op-amp 2 (green) and the node V_a (2.67709) is shown in Fig 5.14. By using equation (5.22) the inferred V_{ce} is derived to be 0.57984V, which is the same value as the value measured across the collector emitter.

$$V_{ce} = V_b - V_{D2} = V_b - (V_a - V_b) = 2V_b - V_a \quad (5.22)$$




Fig 5. 14: Voltages at the output of op-amp2 and node Va

The op-amps in section 1, 3 and 4 are used to achieve a gain 20 & offset of -7. The differential Op-amp in section 1 (purple) is used to subtract V_a from $2V_b$ (V_{ce}) and apply a gain of 10 by choosing R_5 and R_7 to be $10,000\Omega$ and R_6 and R_8 to be $100,000\Omega$. This means, considering equation (5.23) the output of op-amp 1 (purple) will gain by 10.

$$V_{out} = V_{ce} = 2V_b \left(\frac{R_6}{R_5 + R_6} \right) \left(\frac{R_7 + R_8}{R_7} \right) - V_a \left(\frac{R_8}{R_7} \right) \quad (5.23)$$

Only a gain of 10 is applied in section 1 because a non-inverting amplifier in section 4 is used to apply the offset of -7. Since the gain of a non-inverting amplifier will always be greater than 1, a gain of 2 is applied to get a gain of 20 in total. The equation for the output of op-amp 4 (red) can be written as:

$$V_{out} = Gain * V_c + (1 - Gain) V_{offset} \quad (5.24)$$

From equation (5.24) the part $(Gain * V_c)$ of the equation contains the product of collector-emitter voltage, the gain of the differential amplifier (op-amp1-purple) which is 10 and the gain (Gain) of op-amp 4 (red) which is 2; the second part $((1 - Gain) * V_{bias})$ gives -7. The bias is applied by the use of a potentiometer using a voltage follower (op-amp 3-blue) to apply the reference voltage on the inverting input of op-amp 4. This is done so that the gain of the op-amp 4 (red) is not affected. Hence a gain of 20 and an offset of -7 are achieved. The two diodes D5 and D4 are used as protection in case of any

voltage spikes to protect the op-amp 2. The simulation output of the measurement circuit can be seen in Fig 5. 15. This gives an accurate result of 4.596V which is the same as $(V_{ce} * 20) - 7$, where V_{ce} is 0.579834V.




Fig 5.15: Output of the measurement circuit

5.5.1 Protection Board

The reference point of the measurement circuit is the IGBT emitter. Since this is floating, there is a need for galvanic isolation between the measurement circuit and the FPGA board. A high speed isolation amplifier is used to isolate the emitter of the power device from a direct connection to the FPGA. The isolation amplifier used here is the Analog devices AD215BY 120 kHz bandwidth, low distortion, isolation amplifier. One of the applications the isolation amplifier is designed for is high speed data acquisition which is important in this work in order not to lose valuable data. The unity gain configuration of the op-amp for signals within the range ± 10 is used (measurements range between $\pm 5V$) and can be seen in Fig 5.16. On the output of the isolation amplifier a voltage follower is used with a $\pm 5V$ supply to limit the output voltage so as to match the limits of the input of the A/D converter.




Fig 5.16: Schematic of the isolation board

An image of the measurement board and the isolation board can be seen in Fig 5.17. The diodes used to extract Vce D1 and D3 is the BY203 diodes which have a blocking capability of 2kV. A DC-DC converter is used to supply the op-amps and isolation amplifier with a $\pm 15V$. The buffer op-amp the output is supplied by a DC-DC converter of $\pm 5V$. Capacitors are also applied to the supply for each op-amp to ensure a smooth DC supply.




Fig 5.17: Image of measurement circuit and isolation board

A simple test was carried out using the measurement circuit to test the accuracy. At room temperature the voltage of the power device was measured using both the measurement circuit and an accurate digital multi-meter. The measurement circuit is read by the host PC as seen in Fig 5.18. The mean value

of the measured signal is derived to be 5.238V which matches the value on the digital multi-meter. The device was then heated by supplying a current pulse of a few second to test the capability to measure temperature change. The voltage after the heating pulse is removed can be seen in Fig 5. 19. The voltage is then converted to temperature using equation (5.25) as can be seen in figure Fig 5. 20. Equation (5.25) has been derived from the experimental calibration process performed in Chapter 4 involving a hot plate and accurate temperature measurement. The results indicate that the measurement circuit is functioning well.




Fig 5. 18: Constant voltage measurement using digital multimeter and measurement circuit




Fig 5. 19: Voltage measurement after the heating pulse

$$Temperature = (voltage * (-496.88)) + 278.64 \quad (5. 25)$$




Fig 5. 20: Temperature change after heating pulse

5.6 Conclusion

This chapter has given an overview of the experimental set-up and the equipment used. It has presented the design and consideration made for the measurement circuit and the isolation board. The gate drive design has also been presented. The power converter design, modulation technique (Space Vector Modulation) and control design have also been explained.

Chapter 6: Proof of Concept Demonstration

6.1 Introduction

In the previous chapters, the following have been discussed: power module structure, failure mechanisms and reliability, derivation of the thermal impedance and structure function, on-board temperature acquisition, and implementation of the on-board methodology. The culmination of the aforementioned aspects is the presentation of the results. Before acquiring the results however, some challenges were met in relation to obtaining temperature after heating process. The challenges are first discussed along with the solution devised. Finally the results validating the proposed methodology (use of structure function) are presented. Results showing the implementation of the on-board methodology which is carried out on a module, where measurements were taken before and after cycling is also presented.

6.2 Structure Function Capability

Two diodes were soldered onto a substrate to test if a purposely introduced difference in the solder layer can be identified. One of the diodes was soldered as best as possible with a 100 μ m solder mask onto the substrate; the second diode had voids intentionally induced by using a quarter of the amount of the solder used in the first sample. The solder when put in the oven spread leaving voids due to insufficient amount of solder. A scanning acoustic microscope (SAM) scan of the solder layer between the chip and the substrates is presented in Fig 6.1(a). The SAM uses sound to obtain the images of the internal parts of an object in a non-destructive fashion by focusing sound waves on small segment of test object. The sound after hitting the test object is reflected, absorbed or scattered, the resultant waves picked up by the sensor is used to determine the material used. An image of the two diodes on a substrate is shown in Fig 6.1(b).




Fig 6.1: (a) Acoustic scan of solder layer (b) camera image

The thermal transients of the two diodes were then derived and are presented in Fig 6.2. Although the thermal transient curves show there is a difference in the thermal path characteristics, it is hard to relate the change to a precise structural feature and make sense of it. Therefore the structure functions are used to process the results.




Fig 6.2: Experimental thermal transients for good and bad diode

The differential structure function was used to check the difference in the solder layer between the two test diodes in Fig 6.1(a) & (b). In Fig 6.3(a) the shift in thermal resistance between the well soldered (blue) and badly soldered (orange) diode is noticed at a thermal resistance of less than 0.1K/W. This indicates the difference occurs in the die region as the thermal resistance is proportional to the distance into the device from top to bottom as shown in the cross-section.







Fig 6. 3: Differential structure function of the (a) solder layer (good and bad)
 (b) same device with difference at the substrate

Clamps were used to ensure a good contact between the substrate and the heatsink. Therefore by measuring the same diode but changing the force of contact at the bottom of the substrate shows a difference at a higher thermal resistance as seen in Fig 6.3(b). This indicates that not only the change in thermal resistance can be obtained but its location in the die attach or the solder between the substrate and baseplate. A preliminary knowledge of how the device type/batch is structured (number of layers) aids in identifying the peaks accurately. Hence the results and challenges of its implementation on the inverter set-up will be presented in the next sections.

6.3 Inverter Measurements

With the structure function validated in its capabilities, the measurements need to be carried out on realistic inverter driving an induction motor (system). The design parameters listed in Table 6.1 were chosen because test was designed with traction systems in mind. 700V DC was chosen because this is a common voltage for city trams. The current reference of 7A is based on the maximum magnetising current for the induction motor. The test has been carried out successfully at different switching frequencies.

The heating period was determined by first carrying out a full thermal transient test and based on this, it was established that the optimal cooling duration was 100s. The thermal transient obtained gives an idea of the time needed for the temperature to reach steady value. After the heating period of the devices, the cooling curve needs to be measured by passing the low current used to calibrate the device. This is carried out by switching on one of the heated devices and the others off as shown in Fig 6.4. The first attempt at acquiring the cooling curve is given in Fig 6.5, which shows a noticeable distortion in the measurements in the initial instants.

Table 6.1: Set-up parameters

Parameter	Value
DC link Voltage	700V
Phase Current	7A
Switching Frequency	2kHz-20kHz




Fig 6.4: Inverter during measurement phase (free-wheeling)




Fig 6.5: First attempt at measurement

The distortion in measurement is due to the energy stored in the motor inductance which is as a result of the heating currents. Magnetising current (i_{sd}) is applied to the motor with no torque current (i_{sq}) in order to keep the motor still. When the heating current is turned off, the current free wheels through the

devices switched on for measurement and the top 2 diodes in the 2 other phases as shown in Fig 6.4. This means that the low current measurement cannot be carried out during the free-wheeling period due to high current flowing in the device meant for measurement in this period. A voltage (collector-emitter) and current measurement of the device was carried out at this stage and it can be seen in Fig 6.6 that the device current takes up to 1s to decay to zero.




Fig 6.6: Current and voltage (collector-emitter) of DUT

From Fig 6.6, it can be observed that it takes approximately 0.8s for the current to reach the level of the measurement current. If the measurement is to start 0.8s after turn-off, the most important part of the information about the structure of the device is lost as the die, solder and substrate have smaller time constants. The data sheet gives information about the junction to case thermal resistance of the device [97] which is around 0.2 °C/W. By matching this information to the derived normalized temperature (thermal impedance) shown in Fig 6.7, the approximate time constant from the junction to the case can be obtained. In this case, the obtained time constant from the graph is 0.2512 seconds. This means that any cooling measurement that starts past this time constant contains structural information only of the heat sink. Therefore any degradation present in the solder layer between the substrate and the baseplate device will not be recorded.




Fig 6.7: Thermal Impedance curve

Since the current stored in the inductor flows through the DUT and the collector-emitter voltage is always measured, the collector current against the collector emitter voltage (I-V curves), that is the output characteristics at different temperatures can be used to estimate the temperature by creating a look-up table. The output characteristics were measured using a curve tracer [98]. In Fig 6.8 the voltage and current passing through the device is measured during turn-off. It can be observed from Fig 6.8 that the measured current and voltage does not fall within the expected temperature range after heating (25°C -125°C) above the cross-over point (inflexion point). The curve indicates the temperature is below 25°C. In Fig 6.9 it can be observed the reference point for the measurement circuit is a floating point and varies from one potential to another. This leads to the possibility of encountering common mode issues. In this work the Linear Technology LT 1001 precision op-amp [99] is used in the measurement circuit explained in chapter 5. By looking up the common mode rejection ratio (CMMR) graph in the data sheet, the issue of collector current and the collector-emitter voltage of the device not corresponding to the temperature range of 25°C -125°C is found to be due to the CMRR for the LT 1001 with respect to frequency. The CMMR starts to drop off just above 10Hz which is quite low, as the drop of the collector-emitter voltage after the device is switched off is quite fast.




Fig 6.8: Measured curves and IV curves using LT1001




Fig 6.9: Measurement circuit reference point

To solve this issue, an op-amp LT1360 [100] with a better CMMR performance is used as a replacement for the LT1001. The IV curve measurement is carried out with the replacement op-amp LT1360. The result of this measurement can be seen in Fig 6.10 with the measured IV positioned between the 75°C curve and the 50°C curve above the inflexion point and on the 50°C curve below the inflexion point. Therefore this gives the possibility of obtaining the temperature during the transient period whose measurement is distorted.




Fig 6.10: I-V curves and measured device current and voltage (LT1360)

However this measured current and voltage of the device passes through a point on the I-V curves where there is no difference in voltage and current for all the temperatures. This means that it is impossible to measure at this point (inflexion point). But above and below this point the sensitivity gradually decreases. The highlighted area in Fig 6.10 below the inflexion point has a lower sensitivity (to noise) of about $2\text{mV}/^\circ\text{C}$, whereas the highlighted area above this region has a higher sensitivity (to noise) of $0.9\text{mV}/^\circ\text{C}$. Since Region 1 is also associated with low self-heating in the device it is preferable to use this region for measurement.

The options to increase di/dt in order to measure immediately after heating are to reduce the inductance or increase the voltage. To reduce the inductance is impractical. To increase the voltage is possible but limited by the system design. The other option is to increase di/dt by changing the current reference of the current controller from the heating current to the measurement current in order to exploit Region 1.

The methodology used to solve this problem is to use the current controller, which was used to heat the devices to force the current, to a low value. As illustrated in Fig 6.11, the reference is changed from 7A to a low value 0.2A in this case. The current changes faster (from 7A to 0.2A in 2ms) than in the previous case. This means that the self-heating is negligible, also faster time constants will be recorded. In this case the measurement starts when the

current falls below 1A. The sensitivity (to noise) of the IV curve reduces as the current approaches zero therefore less error in the measurement.




Fig 6.11: Collector current and collector emitter voltage during measurement using vector control.

The junction temperature measurements taken in this case are shown in Fig 6.12 which means that measurement is acquired the very first moments after the heating. The thermal transient measurement (cooling) is affected by noise as illustrated in Fig 6.12, therefore proper filtering needs to be applied in order to make use of the thermal transient curve for further processing. In this work, the filtering technique used is a numerical average of every point on the thermal transient. This is carried out by obtaining multiple thermal transients from the system to ensure that no information regarding the thermal transient is altered during filtration. The filtered curves are obtained using equation (6.1). Where T is the average temperature at a certain time instance, t is the total duration of the thermal transient (or last time instance/point), n is the number of curves to be averaged and a,b,c are the temperatures at a certain time instance, for a single measured curve.

$$Temp_{filtered} = \left[T_1 = \frac{1}{n} \sum_{i=1}^n a_i, T_2 = \frac{1}{n} \sum_{i=1}^n b_i, \dots, T_t = \frac{1}{n} \sum_{i=1}^n c_i \right] \quad (6.1)$$

Two filtered curves are presented here to show that this process is repeatable and reliable. This is important because the whole process is done to check for degradation in power modules. The structure function is used to process the

two curves obtained from the inverter. The structure function is used as it provides a comprehensive graphical representation of what is going on in the device. The structure function of the two measured cooling curves can be seen in Fig 6.13. A small difference can be seen in the structure function between two different measurements. The measurements of the thermal transients as presented in Fig 6.12 are distorted by noise. The noise in the measurement can cause artefacts, false peaks in the function. The measured signals undergo an extensive data processing. To obtain the Foster network, the time constant needs to be derived from the thermal transient. This is carried out using numerical deconvolution. The Bayes iteration number determines the quality of numerical deconvolution. A higher Bayes iteration number results in better resolution but also leads to enhancement of noise. The optimal Bayes iteration number of 1000 is chosen for this work. The difference in the two differential structure function curves in Fig 6.13 is due to noise artefacts. This can be differentiated from actual degradation by observing the rest of the differential structure function after a shift in peak occurs. In this case the two curves remain the same even after a shift in peak, while in the case of actual degradation the difference is translated to the end of the structure function curves.




Fig 6.12: Junction temperature curves showing good repeatability




Fig 6. 13 Differential structure function showing repeatability of this process

This methodology is used to check for degradation in the DUT [97]. The module was power cycled using constant current with a current of 52A. An on time 50s and an off time of 60 seconds are used (45.45% duty cycle). The minimum junction temperature and the maximum junction temperature can be seen in Fig 6.14. The minimum junction temperature during cycling is 6°C and the maximum junction temperature is 137°C before initiation of degradation process. Degradation can be seen in the maximum junction temperature curve after 8000 cycles. This is also the case with the ΔT_j because the minimum junction temperature is constant as shown in Fig 6.15. The initial ΔT_j before degradation was chosen in order to accelerate the cycling process. The maximum ΔT_j is chosen that will not exceed device maximum operating temperature by choosing the appropriate cycling current and duty cycle.




Fig 6.14: Minimum junction temperature (orange) & maximum junction temperature (blue)




Fig 6.15: Variation of ΔT over cycles showing degradation starting after 8000 cycles

Before the cycling process started initial tests were carried out for the sake of comparison. An acoustic scan of the power device solder layer between the substrate and baseplate was carried out as can be seen in Fig 6.17(a). The differential structure function of the power device was also measured. The differential structure function was validated with the datasheet[97]. Structure function measurements were carried out at the beginning; a film was placed between the baseplate and the heatsink in one measurement, and the other measurement with no film. The differential structure function can be seen in Fig 6.16 (a). The typical junction to case temperature according to the data sheet is $0.25^{\circ}\text{C}/\text{W}$, this matches the differential structure function as the difference starts to occur at that thermal resistance value on the structure function.

After the degradation was observed by the acoustic scan in Fig 6.17(b) the shift in thermal resistance indicating degradation can be seen in earlier peaks indicating degradation in the solder layer in Fig 6.16 (b). This means that with this methodology the structure function of the power devices can be measured to indicate degradation in inverter setups.




Fig 6.16: Differential structure function (a) before cycling with the same module and including a film between baseplate & heat-sink (b) comparing initial measurement with no film to measurement after cycling




Fig 6. 17: (a) Scanning acoustic microscope at time 0 (b) after 10000 cycles

6.4 Conclusion

This chapter has shown that degradation in power modules can be measured using the structure function in both discrete samples and in an inverter set-up. The challenges in obtaining the structure function on an inverter set-up have been outlined. The methodology used in this work to overcome the challenge has been presented. The ability to detect the region where degradation occurred has also been shown by intentionally inducing degradation between the substrate and the baseplate for the discrete samples. This has also been successfully implemented on the inverter setting by measuring the difference in the solder layer between the substrate and the baseplate supported by SAM images.

Chapter 7: Conclusion

7.1 Summary

This thesis has demonstrated a technique used to check the health of modules used in induction motor drives. The power modules experience temperature swings which lead to stressing of the device especially between the substrate and the baseplate. The structure function was used for successfully tracking the magnitude and location of degradation in power modules. The structure functions are obtained by direct mathematical transformations from the heating or cooling curves. The ability to detect the region where degradation occurred has been demonstrated by intentionally inducing degradation between the substrate and the baseplate and by measuring degradation after cycling. An on-board heating technique using vector control with indirect flux rotor orientation to make the induction motor stationary while passing current through the switches in the power module in order to obtain thermal transients has been demonstrated experimentally. This has given rise to the means of checking the health of power modules regularly on-board without additional high current sources to prevent unforeseen failures during operation. As vector control is used for the heating; the existing software only needs a simple modification. The measurement circuit can also be included on the gate driver board.

7.2 Contribution

An original approach in this thesis is the implementation of a test routine (on-board) which can be carried out between operational phases of the equipment, such as in trains once a week/month in the depot for maintenance routines using vector control. The two aspects to obtaining the structure function are, heating the power device and measurement. In this thesis, the overall approach used to derive the structure function is presented. This entails the theory behind the structure function and how it can be obtained. Also, the heating methodology which makes use of vector control has been elaborated. The

amalgamation of the heating and measurement system with the challenges encountered have been presented along with the results validating the on-board measurement methodology.

7.3 Future Work

Before this method can be widely used, further research needs to be done to investigate the following aspects:

- Possibility to detect wire-bond lift off and die attach degradation
- Application to other power module technologies such as press pack modules
- Monitoring of health of antiparallel diodes
- Application to wide bandgap devices
- Other inverter topologies (multilevel inverters)

7.4 Application to Other Inverter Topologies

Multi-level converters are widely used in medium-voltage drives (MVDs) for industry (e.g., rolling mills, fans, pumps, and conveyors), marine appliances, mining, and traction [101]. The use of multi-level converters in critical applications makes degradation monitoring in these topologies very important. Recently wide-band gap devices in dc/dc converters and dc/ac inverters have been widely introduced. Various converters with different application conditions show the potential of achieving very high efficiencies with WBG devices under a wide operating range [102]. This makes WBG devices favourable for most applications, consequently making monitoring the health of the devices a very important aspect of operation. Simulations to implement the methodology in this thesis using a multi-level converter topology are carried out using an active neutral point clamped (ANPC) as a case study.

As mentioned in Chapter 6, the freewheeling current disrupts the measurement of temperature after the heating current is switched off as shown in Fig 7.1. The control scheme implemented in this thesis to ensure that measurement starts early enough only measures the solder between the substrate and the baseplate. The application of this methodology in multi-level converters provides the potential to enhance measurements and capture small time constants such as the solder layer (die-attach). For example the use of ANPC

will enable measurement that captures faster time constants due to opportunity to isolate the DUT from freewheeling current.




Fig 7.1: Current and Voltage (collector-emitter) of DUT

The ANPC inverter has 6 switches in a single phase as shown in Fig 7.2 which are used to obtain a 3-level output phase voltage with respect to the neutral point. Different modulation strategies exist for the ANPC. One of these modulation strategies based on the reverse conduction capability of SiC MOSFETs is shown Fig 7.3.




Fig 7.2: Single phase ANPC inverter




Fig 7.3: Switching Sequence and output voltage of a single phase of ANPC
[103]

For the maintenance routine, the circuit is simulated in the same way the single phase converter in this thesis is operated and with the same control technique. The two switches S_1 , S_3 are driven by the same control signal and S_5 , S_6 are driven with the opposite signal while S_2 and S_4 remain completely off. Hence the ANPC operates as a single phase of a 2 level converter.

A heating current reference of 20 A is applied for 5s. After the 5s heating period all the switches were turned off with the exception of the DUT (S_1). The output current is shown in Fig 7.4, with the freewheeling current flowing through the phase, after all the devices except S_1 have been switched off. The freewheeling current path is illustrated in Fig 7.2 with the current flowing through the load, then the lower DC link, then the anti-parallel diodes of S_6 and S_5 . This means that during measurement no load current flows through the DUT (S_1). The current that flows through the DUT is shown in Fig 7.5. It can be seen that in the simulation the current goes to 0 instantaneously. In experiment the initiation of measurement is only limited to the device transient as opposed to the freewheeling current.




Fig 7.4: Simulation output current ANPC inverter during maintenance routine




Fig 7.5: Simulation of current through DUT during maintenance routine

Application of this technique provides an opportunity to make accurate thermal characterisation of the devices used in various multilevel converters. There is also a possibility of including bond wire measurements. These can be carried out by obtaining the voltage when the high current is passed through the device as was presented in [23]. The voltage measurement is already implemented in this system; hence no added complexity is needed. The voltage drop across the bond wires is relatively insignificant compared to the voltage across the p-n junction when measuring at low currents as stated earlier. This means that a significant number of bond wires need to lift off before this phenomenon can be observed with low current measurement. If the voltage measurement at both high current and low current are utilised measuring both the wire bond lift off and the degradation in the structure becomes a possibility. This gives rise to the potential of on-board monitoring of power devices in different multilevel applications using WBG devices such as automotive, traction and aerospace.

Appendix 1

A1.1 1D Heat Conduction

The assumption is that the temperature is a function of only the x coordinate and time; that is $T=T(x,t)$ and the conductivity λ , density ρ , and the specific heat capacity c of the solid are all constant. The principle of conservation of energy for the volume, surface area A , and thickness Δx , of Fig 1A.1 can be stated as in [26].




Fig 1A.1: Illustration of One Dimensional Heat Flow

$$\begin{array}{lcl}
 \text{Rate of heat conduction} & & \text{Rate of heat conduction} \\
 \text{into control volume} & & \text{out of control Volume} \\
 + & = & + \\
 \text{Rate of heat generation} & & \text{Rate of energy storage} \\
 \text{inside control volume} & & \text{inside control volume}
 \end{array} \quad (1A.1)$$

The above can be expressed as:

$$-\lambda A \frac{\partial T}{\partial x}(x) + HA\Delta x = -\lambda A \frac{\partial T}{\partial x}(x + \Delta x) + \rho A \Delta x c \frac{\partial T(x + \Delta x / 2, t)}{\partial t} \quad (1A.2)$$

Dividing (2A.3) by the volume $A\Delta x$ and rearranging the following is obtained:

$$\lambda \frac{\left(\frac{\partial T}{\partial x}(x + \Delta x) \right) - \left(\frac{\partial T}{\partial x}(x) \right)}{\Delta x} + H = \rho c \frac{\partial T(x + \Delta x / 2, t)}{\partial t} \quad (1A.3)$$

The first term on the left side of (1A.3) can written as

$$\frac{\partial T}{\partial x}(x + \Delta x) = \frac{\partial T}{\partial x}(x) + \frac{\partial}{\partial x} \left(\frac{\partial T}{\partial x}(x) \right) dx = \frac{\partial T}{\partial x}(x) + \frac{\partial^2 T}{\partial x^2}(x) dx \quad (1A.4)$$

The right hand side of (1A.3) can be expanded in Taylor series centred on x.

$$\frac{\partial T}{\partial t} \left[\left(x + \frac{\Delta x}{2} \right), t \right] = \frac{\partial T}{\partial t}(x) + \frac{\partial^2 T}{\partial x \partial t}(x) \frac{\Delta x}{2} + \dots \quad (1A.5)$$

In the limit as $\Delta x \rightarrow 0$ only the first term in the Taylor series is used and the subsequent terms are ignored. Substituting the results from (1A.4) and (1A.5) in (1A.3):

$$\lambda \frac{\frac{\partial T}{\partial x}(x) + \frac{\partial^2 T}{\partial x^2}(x) dx - \left(\frac{\partial T}{\partial x}(x) \right)}{\Delta x} + H = \rho c \frac{\partial T}{\partial t}(x) \quad (1A.6)$$

$$\lambda \frac{\partial^2 T}{\partial x^2} + H = \rho c \frac{\partial T}{\partial t} \quad (1A.7)$$

The first term on the left hand side represents the net rate of heat conduction into the control volume per unit volume. The second term on the left side is rate of energy generation per unit volume inside the control volume. The right side represents the rate of increase in internal energy inside the control volume per unit volume[26].

Appendix 2

A2.1 Derivation of convolution form equation

The thermal transient can be written as

$$a(z) = \int_{-\infty}^{\infty} R(l) \left(1 - e^{-e^{(z-l)}} \right) dl \quad (2A.1)$$

Differentiating both sides with respect to z where

$$f(z, l) = R(l) \left(1 - e^{-e^{z-l}} \right) \quad (2A.2)$$

$$\frac{da(z)}{dz} = \frac{d}{dz} \int_{-\infty}^{\infty} f(z, l) dl \quad (2A.3)$$

Using Leibniz principle to differentiate the right hand side.

$$\frac{d}{dz} \left(\int_{-\infty}^{\infty} f(z, l) dl \right) = \left(\int_{-\infty}^{\infty} \frac{\partial}{\partial z} f(z, l) dl \right) \quad (2A.4)$$

Where

$$\frac{\partial}{\partial z} f(z, l) = \frac{\partial}{\partial z} \left(R(l) - R(l) e^{-e^{z-l}} \right) \quad (2A.5)$$

The chain rule is used to find the partial derivative of the exponential term

$$\frac{d e^{u(z)}}{dz} = \frac{d e^{u(z)}}{du(z)} \times \frac{du(z)}{dz} \quad (2A.6)$$

The partial derivative of (2A.5) is then

$$\frac{\partial}{\partial z} f(z, l) = R(l) \times \left(e^{-e^{z-l}} \times e^{z-l} \right) \quad (2A.7)$$

(2A.3) can then be written as

$$\frac{da(z)}{dz} = \int_{-\infty}^{\infty} R(l) \times W(z-l) dl \quad (2A.8)$$

Where

$$W(z-l) = \left(e^{-e^{z-l}} \times e^{z-l} \right) \quad (2A.9)$$

(2A.8) is a convolution type equation and can be written as

$$\frac{da(z)}{dz} = R(z) \otimes W(z) \quad (2A.10)$$

A2.2 MATLAB code for transforming Foster network to a Cauer network

```
%-----Foster-----%

% data from curvefitter (For 2 components. Be sure to put the number of Rs and Cs you
require)
T1 = 0.002965;

T2 =0.3714;

R1 = 0.06217 ;

R2 = 0.1379 ;

C1 = T1/R1 ;

C2 = T2/R2 ;

%Defining 's' as a transfer function
format long
s=tf('s');
% foster Equation gives the z in the transfer function format

z=R1/(1+(s*R1*C1))+R2/(1+(s*R2*C2))

%put the coefficients from Z back in A(Denominator) and B(Numerator)
A=[0.001101
0.3744
1];

B=[0.0235
```

```

0.2001];
%--Runs until there are no coefficients left(Long division)-----
while ~isempty(A)
    format long
    %gives thermal Capacitance
    ca1=A(1)/B(1);
    cth=abs(ca1)
    %Calculates the numerator of the remainder
    y1=(A(1:(end-1)))-(B(1:end)).* abs(ca1);

    %B taken from previous step to calculate resistor
    ra1=B(1)/y1(2);
    rth=abs(ra1)
    %puts zero in non existing element of array
    fox=padarray(y1,[1,0],1,'post');
    %taken from z1 from element 2 to end because first element is zero

    z1=(B(1:end))- ( fox(2:end)).* abs(ra1));
    %thermal resistance calculated
    % putting back the one taken off in are=B(1:end-1);
    A=fox(2:end);
    B=z1(2:end);
end

% -----

```

A2.3 An example of Foster to Cauer Conversion

A cooling curve is used to derive the time constants below. Below we have a foster network with two thermal resistances and capacitances.




Figure 2A.1 Foster Network with RC Values

And the remainder is equal to the admittance

$$Y_i(s) = \frac{s(0.3650) + 1}{s(0.0235) + 0.2001} \quad (2A.18)$$

Therefore

$$\frac{1}{Y_i(s)} = Z_i(s) = \frac{s(0.0235) + 0.2001}{s(0.3650) + 1} \quad (2A.19)$$

Using the same long division as above

$$R_1 = 0.0644 \text{ K/W}$$

And

$$C_2 = 2.6898 \text{ J/K}$$

$$R_2 = 0.1357 \text{ K/W}$$

So now that the thermal resistances and capacitances have been deduced from the foster network, these values can be used in a simulation to see how much the thermal curve of the foster network differs from the Cauer network. The result is shown in figure 2A.2 the curves are have a little variation and can hardly be noticed. The green line as shown in the legend represents the Cauer network and the red line represents the Foster network. A cursor was places at certain point and the difference of 0.0274 Degrees C was obtained. This shows this is a reliable way of obtaining the cauer network from the foster network.




Figure 2A.2 Foster and Cauer Thermal Transients (Overlapping)

Appendix 3

A3.1 Clarke's Transformation

Space vectors can be used to express three phase components in a more convenient manner. With current voltage e.t.c

$$\vec{i}_{sum} = \vec{i}_u + \vec{i}_v + \vec{i}_w = iue^{j0} + ive^{j\frac{2\pi}{3}} + iwe^{j\frac{4\pi}{3}} \quad (3A.1)$$

Using Euler formula in

$$\vec{i}_{sum} = \left(iu - \frac{1}{2}iv - \frac{1}{2}iw\right) + j\left(\frac{\sqrt{3}}{2}iv - \frac{\sqrt{3}}{2}iw\right) \quad (3A.2)$$

The real and imaginary parts can be re-written as

$$i\alpha = Re(\vec{i}_{sum}) = \frac{2}{3}\left(iu - \frac{1}{2}iv - \frac{1}{2}iw\right) \quad (3A.3)$$

$$i\beta = Img(\vec{i}_{sum}) = \frac{2}{3}\left(0 + \frac{\sqrt{3}}{2}iv - \frac{\sqrt{3}}{2}iw\right) \quad (3A.4)$$

This is called Clarke Transformation. This transformation also known as the $\alpha\beta$ coordinate system is in the following figure. In Fig 3A.1 the α -axis coincides with the u-vector and the β -axis perpendicular to the α -axis. For an electric machine this is fixed on the stator.




Fig 3A.1: Space vector in $\alpha\beta$ -coordinate system

A3.2 Principles of an Induction Motor

A three phase motor has a stator and a rotor. The stator coils are physically spaced 120 degrees from each other. The rotor is inserted in the spacing between the stator. From Faraday's law any change in the magnetic environment of a coil of a wire will cause a voltage (EMF) to be "induced" in the coil. No matter how the change is produced, the voltage will be generated. The change could be produced by changing the magnetic field strength, moving a magnet toward or away from the coil, rotating the coil relative to the magnet and so forth.

In a three system the sinusoids develop a changing pattern in the magnetic field which creates a rotating magnetic field. For a motor to function there needs to be a rotating magnetic field. The rotating magnetic field induces EMF on the rotor which produces a current of its own. This current then creates its own magnetic field, which interacts with that of the stator to produce torque.




Fig 3A.2: Windings in an induction motor

Three stator windings are organized with 120° angle difference in the physical space between each other as seen in Fig 3A.2. The arrowed lines define the directions of the currents in the windings in a form of vector. The three currents are named as \vec{i}_a , \vec{i}_b and \vec{i}_c . The vector magnitudes are equal to the

current magnitudes respectively, with the dotted lines indicating the direction of the corresponding magnetic field. This configuration changes direction and magnitude with time. The sum of vector currents can be considered as:

$$\overline{i_{sum}} = \overline{i_a} + \overline{i_b} + \overline{i_c} = i_a e^{j0} + i_b e^{j\frac{2\pi}{3}} + i_c e^{j\frac{4\pi}{3}} \quad (3A.5)$$

Using Euler formula in

$$\overline{i_{sum}} = \overline{i_a} + \overline{i_b} + \overline{i_c} = i_a e^{j0} + i_b e^{j\frac{2\pi}{3}} + i_c e^{j\frac{4\pi}{3}} \quad (3A.6)$$

$$\overline{i_{sum}} = \left(i_a - \frac{1}{2}i_b - \frac{1}{2}i_c \right) + j \left(\frac{\sqrt{3}}{2}i_b - \frac{\sqrt{3}}{2}i_c \right) \quad (3A.7)$$

The transformation of space vector is directly derived from the sum of the vectors. The $\alpha\beta$ based coordinate system is obtained from (3A.7). Further information on this can be found in section A3.1. Based on the equation above, a coefficient $2/3$ is applied to $\overline{i_{sum}}$, in order to keep constant magnitude of the vectors during the transformation. The space vector transformation is thus defined below

$$\overline{i_s} = \frac{2}{3} \overline{i_{sum}} = \frac{2}{3} (i_a + a^* i_b + a^2 i_c) = i_s e^{j\theta} \quad (3A.8)$$

According to the electric machine theory, rotating magnetic fields will be generated in the stator if sinusoidal currents flow in the windings. In this section it will be shown that this is true using space vector. The currents in the windings at time, t , could be presented with the following equations:

$$i_a = I_o \cos(\omega t + \varphi_o) \quad (3A.9)$$

$$i_b = I_o \cos\left(\omega t + \varphi_o - \frac{2\pi}{3}\right) \quad (3A.10)$$

$$i_c = I_o \cos\left(\omega t + \varphi_o + \frac{2\pi}{3}\right) \quad (3A.11)$$

$$\overline{i_{sum}} = \frac{2}{3}(\overline{i_a} + \overline{i_b} + \overline{i_c}) = \frac{2}{3}I_o(\cos(\omega t + \varphi_o) + j \sin(\omega t + \varphi_o)) = \frac{2}{3}I_o e^{j(\omega t + \varphi_o)} \quad (3A.12)$$

It can be seen from (3A.12) that the current space vector has constant amplitude and rotates at an angular speed ω which is shown in Fig.3A.3. Ampere’s law states that the magnetic field in space around an electric current is proportional to the electric current which serves as its source. Since the magnetic field is directly generated with currents, it is obvious that the magnetic field in the stator also has a constant magnitude and a constant angular speed, which is equal to ω .




Fig 3A.3: Chart showing the rotation of the current space vector [104]

A3.3 Park’s Transformation

Sometimes it is more convenient to analyze the machine in a rotation coordinate system as shown in Fig 3A.3. The dq coordinate system rotates around a common coordinate origin which is the same u coordinate used in the $\alpha\beta$ coordinate system. At a point in time the d-axis has an angular relativity with to the stationary u-vector.




Fig 3A.4: Space vector in **dq**-coordinate system

The dq expression of the space vector is derivable from the Clarke's transformation:

$$id = i\alpha * \cos\delta + i\beta * \sin\delta \quad (3A.13)$$

$$iq = -i\alpha * \sin\delta + i\beta * \cos\delta \quad (3A.14)$$

Alternatively, the d and the q components of the space vector could be directly derived from the space vector definition. If the d-axis has an angle δ compared to the fixed u-axis at a certain time, a rotation operator $e^{-j\delta}$ will transform the space vector from the fixed coordinate system in the dq-system as

$$\vec{i}_{sum, dq} = \frac{2}{3} \left(iu + ive^{\frac{j2\pi}{3}} + iwe^{\frac{-j2\pi}{3}} \right) * e^{-j\delta} \quad (3A.15)$$

Using Euler's formula

$$Re(\vec{i}_{sum, dq}) = i\alpha * \cos\delta + i\beta * \sin\delta = id \quad (3A.16)$$

$$Im(\vec{i}_{sum, dq}) = -i\alpha * \sin\delta + i\beta * \cos\delta = iq \quad (3A.17)$$

A3.4 Indirect rotor flux orientation

The angle can be calculated by the integral of the electric speed. The process used is shown below

$$\lambda = \int \omega e dt = \int \omega r + \omega sl dt = \int (\omega r + \frac{isq}{\tau r imrd}) dt \quad (3A.18)$$

where

$$\frac{Lr}{Rr} = \tau r \quad (3A.19)$$

References

- [1] Josef Lutz, Heinrich Schlangenotto, Uwe Scheuermann, and R. D. Doncker, *Semiconductor Power Devices*, 1 ed.: Springer-Verlag Berlin Heidelberg, 2011.
- [2] P. Waide and C. Brunner, "Energy-Efficiency Policy Opportunities for Electric Motor-Driven Systems," ed: International Energy Agency, 2011.
- [3] G. Asher, "Advanced AC Motor Drives," in *H64AMD*, ed. University of Nottingham, 2012.
- [4] O. Vermesan, R. John, and R. Bayerer, "High temperature power electronics IGBT modules for electrical and hybrid vehicles," in *Proc. Int. Microelectron.Packag. Soc. High Temp. Electron, Netw*, Oxford, U.K, 2009, pp. 199–204.
- [5] G. Coquery, M. Piton, R. Lallemand, S. Pagiusco, and A. Jeunesse, "Thermal stresses on railways traction inverter IGBT modules: concept, methodology, results on sub-urban mass transit. Application to predictive maintenance," in *E.P.E*, Toulouse, France, 2003.
- [6] R. Pittini, S. D. Arco, M. Hernes, and A. Petterteig, "Thermal stress analysis of IGBT modules in VSCs for PMSG in large offshore Wind Energy Conversion Systems," in *Power Electronics and Applications (EPE 2011), Proceedings of the 2011-14th European Conference on*, 2011, pp. 1-10.
- [7] H. Wang, K. Ma, and F. Blaabjerg, "Design for reliability of power electronic systems," in *IECON 2012 - 38th Annual Conference on IEEE Industrial Electronics Society*, 2012, pp. 33-44.
- [8] M. Ciappa, "Selected failure mechanisms of modern power modules " *Microelectronics Reliability*, vol. 42, pp. 653-667, 2002.
- [9] M. Ciappa and A. Castellazzi, "Reliability of High-Power IGBT Modules for Traction Applications," in *Reliability physics symposium, 2007. proceedings. 45th annual. ieee international*, 2007, pp. 480-485.
- [10] E. Herr, T. Frey, R. Schlegel, A. Stuck, and R. Zehringer, "Substrate-to-base solder joint delamination in high power IGBT modules," *Microelectron Reliab*, pp. 1719–22, 1997.
- [11] N. Heuck, R. Bayerer, S. Krasel, F. Otto, R. Speckels, and K. Guth, "Lifetime analysis of power modules with new packaging technologies," in *2015 IEEE 27th International Symposium on Power Semiconductor Devices & IC's (ISPSD)*, 2015, pp. 321-324.
- [12] L. N. Perpiñà, X. Jordà, M. Vellvehi, Jean-François Serviere and M. Mermet-Guyennet *Reliability and Lifetime Prediction for IGBT Modules in Railway Traction Chains*, 2012.
- [13] A. M. Aliyu, S. Chowdhury, and A. Castellazzi, "In-situ health monitoring of power converter modules for preventive maintenance and improved availability," in *Power Electronics and Applications (EPE'15 ECCE-Europe), 2015 17th European Conference on*, 2015, pp. 1-10.
- [14] H. Huang and P. A. Mawby, "A Lifetime Estimation Technique for Voltage Source Inverters," *IEEE Transactions on Power Electronics*, vol. 28, pp. 4113-4119, 2013.
- [15] M. Musallam, C. M. Johnson, Y. Chunyan, L. Hua, and C. Bailey, "In-service life consumption estimation in power modules," in *Power Electronics and Motion Control Conference, 2008. EPE-PEMC 2008. 13th*, 2008, pp. 76-83.

- [16] M. A. Eleffendi and C. M. Johnson, "Application of Kalman Filter to Estimate Junction Temperature in IGBT Power Modules," *IEEE Transactions on Power Electronics*, vol. 31, pp. 1576-1587, 2016.
- [17] M. A. Eleffendi and C. M. Johnson, "Thermal path integrity monitoring for IGBT power electronic modules," in *CIPS*, 2014, pp. 42-47.
- [18] P. Ghimire, K. B. Pedersen, A. R. d. Vega, B. Rannestad, S. Munk-Nielsen, and P. B. Thogersen, "A real time measurement of junction temperature variation in high power IGBT modules for wind power converter application," in *Integrated Power Systems (CIPS), 2014 8th International Conference on*, 2014, pp. 1-6.
- [19] H. Chen, B. Ji, V. Pickert, and W. Cao, "Real-Time Temperature Estimation for Power MOSFETs Considering Thermal Aging Effects," *IEEE Transactions on Device and Materials Reliability*, vol. 14, pp. 220-228, 2014.
- [20] Z. Wang, W. Qiao, B. Tian, and L. Qu, "An effective heat propagation path-based online adaptive thermal model for IGBT modules," in *2014 IEEE Applied Power Electronics Conference and Exposition - APEC 2014*, 2014, pp. 513-518.
- [21] B. Ji, V. Pickert, and B. Zahawi, "In-situ Bond Wire and Solder Layer Health Monitoring Circuit for IGBT Power Modules," in *Integrated Power Electronics Systems (CIPS), 2012 7th International Conference on*, 2012, pp. 1-6.
- [22] B. Ji, V. Pickert, B. Zahawi, and M. Zhang, "In-situ bond wire health monitoring circuit for IGBT power modules," in *Power Electronics, Machines and Drives (PEMD 2012), 6th IET International Conference on*, 2012, pp. 1-6.
- [23] B. Ji, X. Song, W. Cao, V. Pickert, Y. Hu, J. W. Mackerse, and G. Pierce, "In Situ Diagnostics and Prognostics of Solder Fatigue in IGBT Modules for Electric Vehicle Drives," *IEEE Transactions on Power Electronics*, vol. 30, pp. 1535-1543, 2015.
- [24] Y. Xiong, X. Cheng, Z. J. Shen, C. Mi, H. Wu, and V. K. Garg, "Prognostic and Warning System for Power-Electronic Modules in Electric, Hybrid Electric, and Fuel-Cell Vehicles," *IEEE Transactions on Industrial Electronics*, vol. 55, pp. 2268-2276, 2008.
- [25] V. Székely, "A New Evaluation Method of Thermal Transient Measurement Results," *Microelectronics Journal*, vol. 28, pp. 277-292, 1997.
- [26] F. Kreith, M. Raj, and M. S. Bohn, *Principles of Heat Transfer, 7th Edition*, 7th ed. United States of America Global Engineering 2011.
- [27] A. Castellazzi, *Performance and reliability of power MOSFETs in the 42V-powernet* vol. 10 2004.
- [28] V. Kadambi and N. Abuaf, "An analysis of the thermal response of power chip packages," *Electron Devices, IEEE Transactions on*, vol. 32, pp. 1024-1033, 1985.
- [29] H. Dumele, U. Tröltzsch, and M. Horn, "Thermal Impedance Modeling of a Temperature Dependent Resistance," presented at the SICE Annual Conference, Kagawa University, Japan, 2007.
- [30] Y. C. Gerstenmaier and G. Wachutka, "Calculation of the temperature development in electronic systems by convolution integrals," in *Semiconductor Thermal Measurement and Management Symposium, 2000. Sixteenth Annual IEEE*, 2000, pp. 50-59.
- [31] Bis, "ROHS Regulations - Government Guidance Notes," p. p. 38, 2011.
- [32] A. Morozumi, K. Yamada, T. Miyasaka, S. Sumi, and Y. Seki, "Reliability of power cycling for IGBT power semiconductor modules," *IEEE Transactions on Industry Applications*, vol. 39, pp. 665-671, 2003.

- [33] A. Kassa, "Advanced packaging and integration solutions for enhanced performance power converters," PhD, Electrical and electronics Engineering University of Nottingham, Nottingham, 2015.
- [34] Eckhard Wolfgang, "Thermal Interface Materials," *ECPE Tutorial*, vol. Thermal Engineering of Power Electronic Systems, 2014.
- [35] R. O. Nielsen, J. Due, and S. Munk-Nielsen, "Innovative measuring system for wear-out indication of high power IGBT modules," in *Energy Conversion Congress and Exposition (ECCE), 2011 IEEE*, 2011, pp. 1785-1790.
- [36] C. M. Cova P, Franceschini G, Malberti P, Fantini F., "Thermal characterization of IGBT power modules," *Micro-electron Reliab* vol. 4, 1996.
- [37] B. N. Hamidi A, Thomas K, Herr E., "Reliability and lifetime evaluation of different wire bonding technologies for high power IGBT modules," *Microelectron Reliab*, vol. 39:1153, 1999.
- [38] S.Ramminger, N.Seliger, and G.Wachutka, "Reliability Model for Al Wire Bonds subjected to Heel Crack Failures," *Microelectronics Reliability*, pp. 1521-1525, 2000.
- [39] G.Lefranc, T.Licht, H.J.Schultz, R.Beinert, and G.Mitic, "Reliability Testing of High-Power Multi-Chip IGBT Modules," *Microelectronics Reliability*, pp. 1659-1663, 2000.
- [40] M. C. P. Malberti, "Failure Analysis of Power-Cycling-Induced Failures in IGBT Multichip Modules " *Proc. 21st International Symposium for Testing and Failure Analysis*, vol. ISTFA pp. 163-168, 1995.
- [41] Y. Avenas, L. Dupont, and Z. Khatir, "Temperature Measurement of Power Semiconductor Devices by Thermo-Sensitive Electrical Parameters—A Review," *IEEE Transactions on Power Electronics*, vol. 27, pp. 3081-3092, 2012.
- [42] A. Zanin, "Modules Technical Explanations," ed. Nuremberg, Germany: Semikron, 2013.
- [43] D. Domes and U. Schwarzer, "IGBT-module integrated current and temperature sense features based on sigma-delta converter," presented at the Power Conversion Intelligent Motion Eur, Nuremberg, Germany, 2009.
- [44] B. J. Baliga, *Fundamentals of Power Semiconductor Devices*, 1 ed.: Springer US, 2008.
- [45] I. Bahun, C. Neven, and Z. Jakopovic, "Real-time measurement of IGBTs operating temperature," *Automatika: J. Control, Meas., Electron.*, vol. 52, pp. 295–305, 2011.
- [46] X. Perpiñà, J. F. Serviere, J. Saiz, D. Barlini, M. Mermet-Guyennet, J. Millán, "Temperature Measurement on Series Resistance and Devices in Power Packs based on On-state Voltage Drop Monitoring at High Current," *Microelectronics Reliability*, vol. 46, pp. 1834–1839, 2006.
- [47] W. Brekel, T. Duetemeyer, G. Puk, and O. Schilling, "Time resolved in situ T_{vj} measurements of 6.5 kV IGBTs during inverter operation," presented at the Power Conversion Intelligent Motion Eur., Nuremberg, Germany, 2009.
- [48] V. Sundaramoorthy, E. Bianda, R. Bloch, I. Nistor, G. Knapp, and A. Heinemann, "Online estimation of IGBT junction temperature (T_j) using gate-emitter voltage (V_{ge}) at turn-off," in *Power Electronics and Applications (EPE), 2013 15th European Conference on*, 2013, pp. 1-10.
- [49] H. Luo, W. Li, and X. He, "Online High-Power P-i-N Diode Chip Temperature Extraction and Prediction Method With Maximum Recovery Current " *IEEE Transactions on Power Electronics*, vol. 30, pp. 2395-2404, 2015.

- [50] L. J. Balk, W. H. Gerling, E. Wolfgang, D. Barlini, M. Ciappa, A. Castellazzi, M. Mermet-Guyennet, and W. Fichtner, "New technique for the measurement of the static and of the transient junction temperature in IGBT devices under operating conditions.," *Microelectronics Reliability*, vol. 46, pp. 1772-1777, 2006/09/01 2006.
- [51] S. Beczkowski, P. Ghimre, A. R. d. Vega, S. Munk-Nielsen, B. Rannestad, and P. Thogersen, "Online Vce measurement method for wear-out monitoring of high power IGBT modules," in *Power Electronics and Applications (EPE), 2013 15th European Conference on*, 2013, pp. 1-7.
- [52] V. Smet, F. Forest, J. J. Huselstein, F. Richardeau, Z. Khatir, S. Lefebvre, and M. Berkani, "Ageing and Failure Modes of IGBT Modules in High-Temperature Power Cycling," *IEEE Transactions on Industrial Electronics*, vol. 58, pp. 4931-4941, 2011.
- [53] R. Schmidt and U. Scheuermann, "Using the chip as a temperature sensor - The influence of steep lateral temperature gradients on the Vce (T)-measurement," in *Power Electronics and Applications, 2009. EPE '09. 13th European Conference on*, 2009, pp. 1-9.
- [54] W. Sleszynski, J. Nieznanski, A. Cichowski, J. Luszcz, and A. Wojewodka, "Evaluation of selected diagnostic variables for the purpose of assessing the ageing effects in high-power IGBTs," in *Industrial Electronics (ISIE), 2010 IEEE International Symposium on*, 2010, pp. 821-825.
- [55] P. E. Jonathan Dodge. (2002, 6/03/2016). *IGBT Tutorial (APT0201 Rev. B ed.)*.
- [56] N. Baker, F. Iannuzzo, S. Munk-Nielsen, L. Dupont, and Y. Avenas, "Experimental Evaluation of IGBT Junction Temperature Measurement via a Modified-VCE (ΔVCE_ΔVGE) Method with Series Resistance Removal," in *CIPS 2016; 9th International Conference on Integrated Power Electronics Systems*, 2016, pp. 1-6.
- [57] L. Dupont and Y. Avenas, "Preliminary Evaluation of Thermo-Sensitive Electrical Parameters Based on the Forward Voltage for Online Chip Temperature Measurements of IGBT Devices," *IEEE Transactions on Industry Applications*, vol. 51, pp. 4688-4698, 2015.
- [58] M. Held, P. Jacob, G. Nicoletti, P. Scacco, and M. H. Poech, "Fast power cycling test of IGBT modules in traction application," in *Power Electronics and Drive Systems, 1997. Proceedings., 1997 International Conference on*, 1997, pp. 425-430 vol.1.
- [59] R. A. Amro, "Packaging and interconnection technologies of power devices, challenges and future trends," *World Academy of Science, Engineering and Technology* vol. 49, pp. 691-694, 2009.
- [60] H. Kuhn and A. Mertens, "On-line junction temperature measurement of IGBTs based on temperature sensitive electrical parameters," in *Power Electronics and Applications, 2009. EPE '09. 13th European Conference on*, 2009, pp. 1-10.
- [61] M. Salleras, M. Carmona, and S. Marco, "Issues in the Use of Thermal Transients to Achieve Accurate Time-Constant Spectrums and Differential Structure Functions," *Advanced Packaging, IEEE Transactions on*, vol. 33, pp. 918-923, 2010.
- [62] P. E. Bagnoli, C. E. Casarosa, M. Ciampi, and E. Dallago, "Thermal resistance analysis by induced transient (TRAIT) method for power electronic devices thermal characterization. I. Fundamentals and theory," *Power Electronics, IEEE Transactions on*, vol. 13, pp. 1208-1219, 1998.
- [63] E. A. Guillemin, *Synthesis of Passive Networks*. New York: Wiley, 1957.

- [64] P. N. Dr. Martin März. *Paul Nance, Thermal Modeling of Power-electronic Systems*.
- [65] P. Kawka, *Thermal Impedance Measurements and Dynamic Modelling of Electronic Packages*. Universiteit Gent, 2005.
- [66] V. Szekely, M. Rencz, A. Poppe, and B. Courtois, "New Methods and Supporting tools for the thermal transient testing of packages," presented at the APACK Singapore, 2001.
- [67] M. Ludwig, A. Gaedke, O. Slattery, J. Flannery, and S. C. O. Mathuna, "Characterisation of cooling curves for power device die attach using a transient cooling curve measurement," in *Power Electronics Specialists Conference, 2000. PESC 00. 2000 IEEE 31st Annual*, 2000, pp. 1612-1617 vol.3.
- [68] F. Christiaens and E. Beyne, "Transient thermal modeling and characterization of a hybrid component," in *Electronic Components and Technology Conference, 1996. Proceedings., 46th*, 1996, pp. 154-164.
- [69] K. S. A. Hoffmann, "Thyristor Handbuch," *Siemens AG*, 1976.
- [70] H. D. V. Liew, "Semilogarithmic plots of data which reflect a continuum of exponential processes," *Science*, vol. vol. 138, pp. pp. 682–683, 1962.
- [71] E. W. Weisstein. (12/11/2015). *Least Squares Fitting*.
- [72] E. W. Weisstein. (12/11/2015). *Nonlinear Least Squares Fitting*.
- [73] V. Szekely, "Identification of RC networks by deconvolution: chances and limits," *Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on*, vol. 45, pp. 244-258, 1998.
- [74] W. V. P. a. A. R. T.J. Kennett, *Bayesian & convolution I: convergent properties, Nud. Instrum. Meth., , 1978*.
- [75] P. A. Jansson, "Deconvolution of Images and Spectra," presented at the Academic, San Diego, CA, 1997.
- [76] M. Carmona, S. Marco, J. Palacin, and J. Samitier, "A time-domain method for the analysis of thermal impedance response preserving the convolution form," *Components and Packaging Technologies, IEEE Transactions on*, vol. 22, pp. 238-244, 1999.
- [77] Y. C. Gerstenmaier, W. Kiffe, and G. Wachutka, "Combination of thermal subsystems modeled by rapid circuit transformation," in *2007 13th International Workshop on Thermal Investigation of ICs and Systems (THERMINIC)*, 2007, pp. 115-120.
- [78] K. Bastin, "ANALYSIS AND MODELING OF SELF HEATING IN SILICON GERMANIUM HETEROJUNCTION BIPOLAR TRANSISTORS," 2009.
- [79] V. Székely and T. V. Bien, "Fine structure of heat flow path in semiconductor devices: a measurement and identification method," *Solid-State Electronics*, pp. 1363-1368 1988.
- [80] M. Rencz and V. Szekely, "Structure function evaluation of stacked dies," in *Semiconductor Thermal Measurement and Management Symposium, 2004. Twentieth Annual IEEE*, 2004, pp. 50-54.
- [81] E. N. Protonotarios and O. Wing, "Theory of Nonuniform RC Lines, Part I: Analytic Properties and Realizability Conditions in the Frequency Domain," *Circuit Theory, IEEE Transactions on*, vol. 14, pp. 2-12, 1967.
- [82] M. S. Freixes, "THERMAL MODELING OF MICROSYSTEMS AND ELECTRONIC COMPONENTS: MODEL ORDER REDUCTION," PhD, Enginyeria i Tecnologia Electròniques, Universitat de Barcelona, Barcelona, 2003.

- [83] S. Marco, J. Samitier, and J. R. Morante, "A novel time-domain method to analyse multicomponent exponential transients," *Meas. Sci. Technol*, vol. 6, pp. 135-142, 1995.
- [84] J. Samitier, "PhD thesis," University of Barcelona,, 1986.
- [85] A. Papoulis, *Signal Analysis*. New York: McGraw-Hill, 1977.
- [86] S. Fioretti and A. Letto, "Accurate derivative estimation from noisy data: A state-space approach," *Int. J. Syst. Sci*, vol. 20, pp. 33-53, 1989.
- [87] A. Miekina and R. Z. Morawski, "Regularized differentiation of measurement data using a priori information on signal and noise spectra," *IEEE Transactions on Instrumentation and Measurement*, vol. 39, pp. 824-826, 1990.
- [88] J. Palacin, S. Marco, and J. Samitier, "Suboptimal filtering and nonlinear time scale transformation for the analysis of multiexponential decays," *IEEE Transactions on Instrumentation and Measurement*, vol. 50, pp. 135-140, 2001.
- [89] J. Palacin, S. Marco, and J. Samitier, "Non-linear time scale transformation for the analysis of multiexponential decays," in *Instrumentation and Measurement Technology Conference, 1999. IMTC/99. Proceedings of the 16th IEEE, 1999*, pp. 1178-1182 vol.2.
- [90] F. Blaschke, "The Principle of Field Orientation as Applied to the New Transvector Closed Loop Control for Rotating Machines," *Siemens Rev*, vol. 39, pp. 217-220, 1972.
- [91] A. Koenig, T. Plum, P. Fidler, and R. W. D. Doncker, "On-line Junction Temperature Measurement of CoolMOS Devices," in *Power Electronics and Drive Systems, 2007. PEDS '07. 7th International Conference on, 2007*, pp. 90-95.
- [92] K. Yong-Seok and S. Seung-Ki, "On-line estimation of IGBT junction temperature using on-state voltage drop," in *Industry Applications Conference, 1998. Thirty-Third IAS Annual Meeting. The 1998 IEEE, 1998*, pp. 853-859 vol.2.
- [93] M. Salcone and J. Bond, "Selecting film bus link capacitors for high performance inverter applications," in *Electric Machines and Drives Conference, 2009. IEMDC '09. IEEE International, 2009*, pp. 1692-1699.
- [94] D. G. Holmes and T. A. Lipo, *Pulse Width Modulation for Power Converters*. New York: IEEE Press/Wiley-Interscience, 2003.
- [95] M. H. Rashid, *Power Electronics Handbook*. New York: Academic Press, 2001.
- [96] W. Bin, "TwoLevel Voltage Source Inverter," in *High-Power Converters and AC Drives*, ed: Wiley-IEEE Press, 2006, pp. 93-118.
- [97] MagnaChip, "MPMB75B120RH," in *NPT & Rugged Type 1200V IGBT Module*, ed, May 2013.
- [98] S. Tektronix, "371A Programmable High Power Curve Tracer."
- [99] L. Technology, "Precision Operational Amplifier LT1001," ed.
- [100] L. Technology, "50MHz, 800V/ μ s Op Amp LT1360," ed.
- [101] T. Bruckner, S. Bernet, and H. Guldner, "The active NPC converter and its loss-balancing control," *IEEE Transactions on Industrial Electronics*, vol. 52, pp. 855-868, 2005.
- [102] E. Gurpinar, Y. Yang, F. Iannuzzo, A. Castellazzi, and F. Blaabjerg, "Reliability-Driven Assessment of GaN HEMTs and Si IGBTs in 3L-ANPC PV Inverters," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 4, pp. 956-969, 2016.

- [103] E. Gurpinar, D. De, A. Castellazzi, D. Barater, G. Buticchi, and G. Francheschini, "Performance analysis of SiC MOSFET based 3-level ANPC grid-connected inverter with novel modulation scheme," in *2014 IEEE 15th Workshop on Control and Modeling for Power Electronics (COMPEL)*, 2014, pp. 1-7.
- [104] R. Kennel, "Power Electronics : Space Vector," ed. Technische Universität München, 2012.