

# Transient currents in HfO<sub>2</sub> and their impact on circuit and memory applications

C. Monzio Compagnoni<sup>a</sup>, A. S. Spinelli<sup>a</sup>, A. Bianchini<sup>a</sup>, A. L. Lacaita<sup>a,b</sup>, S. Spiga<sup>c</sup> and M. Fanciulli<sup>c</sup>

<sup>a</sup> Dipartimento di Elettronica e Informazione, Politecnico di Milano–IU.NET, piazza L. da Vinci 32, 20133 Milano, Italy

<sup>b</sup> IFN-CNR, Milano, Italy, <sup>c</sup> Laboratorio Nazionale MDM-CNR-INFN, via C. Olivetti 2, 20041 Agrate Brianza, Italy

## ABSTRACT

We investigate transient currents in HfO<sub>2</sub> dielectrics, considering their dependence on electric field, temperature and gate stack composition. We show that transient currents remain an issue even at very low temperatures and irrespective of the HfO<sub>2</sub>/SiO<sub>2</sub> bilayer properties. Finally, we assess their impact on the reliability of precision circuit and memory applications.

## INTRODUCTION

HfO<sub>2</sub> and its silicates are considered candidates to replace SiO<sub>2</sub> in future microelectronics technology nodes [1], thanks to the reduction in the static leakage current, achieved via a larger physical thickness at the same equivalent oxide thickness (EOT). On the other hand, HfO<sub>2</sub> suffers from large transient currents, which may affect the functionality of several integrated circuits (ICs) [2]. We investigate the dependence of transient currents in HfO<sub>2</sub> on electric field, temperature and gate stack composition, showing that they remain an issue even at very low temperatures and irrespective of the HfO<sub>2</sub>/SiO<sub>2</sub> bilayer properties. We assess the impact of transient currents on the reliability of precision circuit and memory applications, showing that reducing their magnitude is a fundamental step for integration of high-k materials in advanced ICs.

## EXPERIMENTAL

Table I shows the samples used in this work: *p*- and *n*-type, 2 – 5 Ω cm Si (100) wafers were used as substrates. HfO<sub>2</sub> films were deposited by ALD (combining HfCl<sub>4</sub> and H<sub>2</sub>O at 375°C) with different thickness  $t_{hk}$ . For sample D, an SiO<sub>2</sub> layer with thickness  $t_{ox}$  was grown by RTO before HfO<sub>2</sub> deposition, whereas in samples A, B and C an ultra-thin interfacial chemical SiO<sub>2</sub> layer was formed over the silicon substrate. From CV analyses including quantum-mechanical (QM) effects, we determined  $t_{ox} = 0.87$  nm for these samples and  $\epsilon_{hk} \simeq 18$ . Samples E and F are RTO SiO<sub>2</sub> reference devices. Al gates were patterned to obtain capacitors with area ranging from  $0.16 \times 10^{-4}$  to  $16 \times 10^{-4}$  cm<sup>2</sup>.

Transient currents were investigated according to the following procedure: a *charge* pulse (with amplitude  $V_G$  and duration

Sample	$t_{hk}$ [nm]	$t_{ox}$ [nm]	EOT [nm]
A	5	0.87	1.97
B	7	0.87	2.41
C	13	0.87	3.73
D	5	1.8	2.90
E	0	1.9	1.9
F	0	3.7	3.7

Table I: Samples considered in this work.  $t_{hk}$  and  $t_{ox}$  are the HfO<sub>2</sub> and the SiO<sub>2</sub> thicknesses respectively.




Figure 1: Discharge transients measured at 300 and 75 K on sample A after positive  $V_G$  charge. In the inset the stationary gate current  $J_s$  (at  $V_G = 1$  V) is shown as a function of  $1/k_B T$ .




Figure 2:  $J_d$  at 20 s as a function of the electric field in the SiO<sub>2</sub> layer during the charge phase. Results for samples with different HfO<sub>2</sub>/SiO<sub>2</sub> stack compositions are shown.

$t_{ON}$ ) is applied to the gate of the capacitor, then measuring the gate current  $J_d$  flowing after  $V_G$  is brought back to zero (*discharge* current) [3]. As reported in Fig. 1 (sample A), such currents are slowly decreasing with time, following a  $t^{-1.02}$  power-law dependence, and change with the amplitude of the gate pulse during the charge phase. Dielectric polarization relaxation (DPR) [4] and charge (de)trapping (CDT) [3] are the possible origins of these slowly decreasing currents.

## TRANSIENT CURRENTS ANALYSIS

Irrespective of the physical mechanism at the origin of transient currents, we are here interested in an assessment of their main dependences, to investigate their impact on circuit reliability. To this aim, we explored the temperature dependence of  $J_d$ , comparing results obtained at 300 and 75 K (Fig. 1). A small reduction of  $J_d$  is found (by nearly a factor 4), showing that transient effects play a role even at very low temperatures. Moreover, in the inset of Fig. 1 we reported the temperature dependence of the static leakage current flowing through the capacitor when a gate bias of 1 V is applied at the gate, show-




Figure 3: Discharge current at 16 s as a function of the charging time.




Figure 4: Discharge dynamics at short times after the charge phase.

ing a much larger decrease in the same temperature range and revealing that transient currents do not depend on the stationary current flowing through the dielectric stack. The dependence of  $J_d$  on stack composition was also investigated: Fig. 2 shows  $J_d$  at a fixed time  $t = 20$  s as a function of the field  $F_c$  (from CV analyses with QM effects) applied to the  $\text{SiO}_2$  layer during the charge phase, for samples A and C (same  $t_{ox}$ , different  $t_{hk}$ ). Data are shown for positive and negative polarities, demonstrating that the gate leakage does not depend on the  $\text{HfO}_2$  thickness but only on the applied  $F_c$  and its polarity. In Fig. 2, results for sample D are also shown: from the comparison against sample A (different  $t_{ox}$ , same  $t_{hk}$ ) we infer that if the interfacial oxide is optimized (by proper temperature annealings to improve the  $\text{HfO}_2/\text{SiO}_2$  interface quality),  $J_d$  becomes also nearly independent of the stack composition. Further insight is obtained comparing samples A and F ( $\text{HfO}_2$  vs.  $\text{SiO}_2$ ): for the same Al gate,  $J_d$  is much smaller (8 times) for the  $\text{SiO}_2$  sample.

### IMPACT ON IC RELIABILITY

To investigate the impact of transient effects on circuit and memory applications, we first studied the timescale dependence of transient currents (previously evaluated in the hundreds of seconds range), assessing the dependence of  $J_d$  on  $t_{ON}$  (Fig. 3): a weak dependence is found ( $J_d \approx t_{ON}^{0.13}$  and  $t_{ON}^{0.38}$  for  $\text{HfO}_2$  and  $\text{SiO}_2$  samples, respectively), demonstrating that even short charging pulses cannot avoid the presence of these currents. In Fig. 4 we show that the  $1/t$  time dependence of  $J_d$  is still present down to the  $\mu\text{s}$  range, with no saturating behavior appearing, meaning that  $J_d$  will be an issue even in the short time scale. The effects of these currents were studied on a charge-redistribution ADC, where the voltage at the input of the comparator changes during the conversion phase as a result of the integration of the transient currents on the capacitor plates [5]. In Fig. 5 we assumed that the ADC input voltage is




Figure 5: Voltage drift at the input of the comparator in a charge redistribution ADC converting a zero after the input has been kept at full scale for a long time. Dashed lines are the LSB.




Figure 6:  $V_T$  shift during data retention for a Flash memory cell using the  $\text{HfO}_2/\text{SiO}_2$  bilayer (sample C) as tunnel dielectric. The interpoly thickness was assumed 10 nm with  $\alpha_G = 0.6$ .

reset to 0 V after it has been kept at a voltage equal to the full-scale range for a long time: the effect at the comparator input is shown as a function of the duration of the sample phase for a conversion time of 100 ns, making clear that  $\text{HfO}_2$  dielectrics may strongly affect the accuracy of the conversion process for large bit number and low sampling times. In Fig. 6 we considered the application of  $\text{HfO}_2$  in the tunnel dielectric of a Flash memory cell [6]: the drift of the programmed  $V_T$  in the time interval from 1 s to  $3 \times 10^4$  s calculated using data from our samples is shown for different electric fields in the  $\text{SiO}_2$  layer during program. The results show that transient effects can give rise to significant instability of cell state during data retention, particularly detrimental in multi-bit storage.

This work has been supported by the EC under the SINANO NoE (EC contract 506844) and by MIUR under the FIRB Project RBNE012N3X.

### REFERENCES

- [1] J. Robertson, "Interfaces and defects of high-k oxides on silicon," *Solid-State Electron.*, vol. 49, pp. 283–293, 2005.
- [2] A. Zanchi, F. Tsay, and I. Papantonopoulos, "Impact of capacitor dielectric relaxation on a 14-bit 70-Ms/s pipeline ADC in 3-V BiCMOS," *IEEE J. Solid-State Circuits*, vol. 38, pp. 2077–2086, December 2003.
- [3] Z. Xu, L. Pantisano, A. Kerber, R. Degraeve, E. Cartier, S. De Gendt, M. Heyns, and G. Groseneken, "A study of relaxation current in high-k dielectric stacks," *IEEE Trans. Electron Devices*, vol. 51, pp. 402–408, March 2004.
- [4] J. Jameson, P. Griffin, A. Agah, J. Plummer, H.-S. Kim, D. Taylor, P. McIntyre, and W. Harrison, "Problems with metal-oxide high-k dielectrics due to  $1/t$  dielectric relaxation current in amorphous materials," in *IEDM Tech. Dig.*, pp. 91–94, 2003.
- [5] J. Fattaruso, M. De Wit, G. Warwar, K.-S. Tan, and R. Hester, "The effect of dielectric relaxation on charge-redistribution A/D converters," *IEEE J. Solid-State Circuits*, vol. 25, pp. 1550–1561, December 1990.
- [6] B. Govoreanu, P. Blomme, M. Rosmeulen, J. Van Houdt, and K. De Meyer, "VAR-IOT: a novel multilayer tunnel barrier concept for low-voltage nonvolatile memory devices," *IEEE Electron Device Lett.*, vol. 24, pp. 99–101, February 2003.