# Automated characterization of TAS-MRAM test arrays 

Alessandro Grossi*, Cristian Zambelli*, Piero Olivo*, Paolo Pellati ${ }^{\dagger}$, Michele Ramponi ${ }^{\dagger}$, Jérémy Alvarez-Hérault ${ }^{\ddagger}$ and Ken Mackay ${ }^{\ddagger}$<br>*Università di Ferrara, Dipartimento di Ingegneria, ENDIF, Via G. Saragat 1, 44122 Ferrara, Italy<br>${ }^{\dagger}$ Active Technologies, Via Bela Bartok 29/B, Ferrara (Italy), 44124.<br>${ }^{\ddagger}$ Crocus Technology Grenoble, 4 place Robert Schuman, 38025 Grenoble Cedex, France.

E-mail: alessandro.grossi@unife.it


#### Abstract

In this work the characterization results of 1 kbit TAS-MRAM arrays obtained through RIFLE Automated Test Equipment of 1 Kbit array are reported. Such ATE, ensuring flexibility in terms of signals and timing, allowed evaluating hysteresis and to perform 50 k write cycles in a very limited time, getting a first insight on TAS-MRAM arrays performance and reliability.


## I. Introduction

Magnetic Random Access Memories (MRAM) is considered an extremely promising nonvolatile memory technology [1], [2]. Among existing MRAM technologies, Thermally Assisted Switching (TAS) MRAM offers several advantages such as selectivity, single magnetic field and high integration density [3], [4]: the information storage mechanism is based on the current-induced magnetization switch of a magnetic material [5]. After that the performance of single cells structures have been deeply investigated [6], [7] and a maturity level of the technology has been reached, the performance evaluation at integrated array level is mandatory. MRAM cells show endurance capabilities up to 1 million cycles, thus faster testing systems are required compared to standard flash memories to perform endurance and disturbs analysis in a reasonable time. To face these issues we have developed a new Automated Test Equipment (ATE) able to offer high computation capabilities and the flexibility required by research analysis on MRAM test arrays. In this work the preliminary characterization results obtained through ATE of 1 Kbit array are reported: the switching voltage hysteresis variability has been deeply investigated, furthermore 50 k write cycles have been performed in order to get a first insight on testing time and endurance performances.

## II. Memory architecture and Experimental setup

The 1 Kbits memory device is made of a $32 \times 32$ array integrated into a CMOS process from Crocus Technologies. In order to change the state of the memory cells, two different writing operations are available: Write '0' (W0) and Write '1' (W1). Both operations require two pulses: $V_{F O R C E}$ is required to locally heat the magnetic material, whereas $V_{S W I T C H}$ allows changing the magnetic field polarization after heating. Functionality of magnetoresistive elements depend directly on
the shape of magnetisation hysteresis loops [8]: switching voltage hysteresis has been evaluated on fresh devices increasing $\left|V_{S W I T C H}\right|$ from 0.2 V to 5 V with $\left|\Delta V_{S W I T C H}\right|=0.2 \mathrm{~V}$ with $\left|V_{F O R C E}\right|=1.4 V, T_{F O R C E}=10 \mu s, T_{\text {SWITCH }}=$ $20 \mu \mathrm{~s}$ and $T_{\text {rise } / \text { fall }}=1 \mu \mathrm{~s}$ on both voltages in order to avoid overshoot issues. These timings are dictated by the architecture of the test chip and not by ATE limitations. The cell structure and the W0 hysteresis voltage scheme are depicted in Fig. 1: MTJ is the Magnetic Tunnel Junction device, $S P_{1,2,3}$ are sense pads used during read. W1 voltage scheme is not reported since it's equivalent to W0 scheme but decreasing $V_{S W I T C H}$ from -0.2 V to -5 V with $\left.\Delta V_{S W I T C H}=-0.2 \mathrm{~V}\right)$. All read operations have been performed with $V_{S W I T C H}=0 V$, $V_{H E A T}=0.3 V, T_{H E A T}=20 \mu s$ and $T_{\text {rise } / \mathrm{fall}}=1 \mu \mathrm{~s}$.

## III. Experimental Results

The average resistance and standard deviation measured during switching voltage hysteresis are reported in Fig. 2. Cumulative distribution functions evolution measured during W0 (a) and W1 (b) hysteresis are shown in Fig. 3. The average resistance is strongly reduced after the first step ( $V_{S W I T C H}=$ 0.2 V ) during W0 hysteresis, whereas W 1 hysteresis requires higher voltages: the minimum inter-device variability is obtained with $V_{S W I T C H}=-5 \mathrm{~V}$. The distribution of the resistances measured during $\mathrm{W} 0\left(R_{W 0}\right)$ and $\mathrm{W} 1\left(R_{W 1}\right)$ as a function of $V_{S W I T C H}$ are shown in Fig. 4. To preliminary evaluate the cells performance, the cycle to cycle variability, and reliability during cycling, 50k W0 and W1 operations been performed on a single page with $V_{F O R C E}=1.4 \mathrm{~V}$ and $\left|V_{S W I T C H}\right|=5 V, T_{F O R C E}=50 \mu s, T_{S W I T C H}=60 \mu s$ and $T_{\text {rise } / \text { fall }}=1 \mu s$ : Fig. 5 shows the endurance results obtained in terms of average resistance and cumulative probability distributions. The tunnel magnetoresistance (TMR) [9] evolution during cycling has been analyzed in terms of average value and cumulative probability distributions: the results are shown in Fig. 6. The test lasted 30 minutes using full chip W0 and full chip W1 patterns. There are no limits in patterns application on the tested memory. If complex patterns like random device programming or checkerboards are applied on the memory, there are no significant time overheads.


Fig. 1. $V_{S W I T C H}$ hysteresis measured during W 0 and W 1 operations with $V_{H E A T}=1.4 V$.


Fig. 2. $V_{S W I T C H}$ hysteresis measured during W 0 and W 1 operations with $V_{H E A T}=1.4 V$.


Fig. 3. Cumulative density functions measured during $V_{S W I T C H}$ hysteresis in W0 (a) and W1 (b) operations on fresh device, with $V_{H E A T}=1.4 V$.

## IV. CONCLUSIONS

The preliminary analysis performed on TAS-MRAM demonstrated the validity of the developed ATE, allowing to investigate and understand the hysteresis and endurance properties of the technology in terms of cell-to-cell variability and reliability.

## Acknowledgments

The research leading to these results has (partially) received funding from the European Community's Seventh Framework Programme FP7 under grant agreement $\mathrm{n}^{\circ} 619246$.

## REFERENCES

[1] W. Gallagher et al., "Recent advances in MRAM technology," in IEEE VLSI-TSA Int. Symp., April 2005, pp. 72-73.
[2] S. Senni et al., "Power efficient thermally assisted switching magnetic memory based memory systems," in Int. Symp. on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC), May 2014, pp. 16.
[3] R. Sousa et al., "Tunneling hot spots and heating in magnetic tunnel junctions," J. of App. Phys., vol. 95, pp. 6783-6785, 2004.
[4] J. Azevedo et al., "A complete resistive-open defect analysis for thermally assisted switching MRAMs," IEEE Trans. on Very Large Scale Integration (VLSI) Systems, vol. 22, pp. 2326-2335, Nov 2014.


Fig. 4. 3D plot representing the $R_{W 0}$ and $R_{W 1}$ distributions during $V_{S W I T C H}$ hysteresis with $V_{H E A T}=1.4 \mathrm{~V}$.

(a)

(b)

Fig. 5. $\quad R_{W 0}$ and $R W 1$ measured on a page during 50 k cycles with $V_{H E A T}=1.4 V, V_{S W I T C H}=5 V$ (a) and their cumulative probabilities (b).


Fig. 6. TMR cumulative density function average value (a) and cumulative probability at different endurance cycles (b).
[5] I. Prejbeanu et al., "Thermally assisted MRAM," J. Phys.: Condens. Matter, vol. 19, pp. 165 218-165 241, 2007.
[6] S. Chaudhuri et al., "Design of TAS-MRAM prototype for NV embedded memory applications," in IEEE Int. Memory Workshop (IMW), May 2010, pp. 1-4.
[7] R. Ferreira et al., "Dynamic thermo-magnetic writing in tunnel junction cells incorporating two GeSbTe thermal barriers," in IEEE Int. Magnetics Conf., May 2006, pp. 394-394.
[8] M. Czapkiewicz et al., "Hysteresis loops of magnetically coupled multilayers - experiment and calculations," Journal of Magnetics, vol. 9, no. 2, pp. 60-64, Jun 2004.
[9] S. Yuasa et al., "Future prospects of MRAM technologies," in IEEE Int. Electron Devices Meeting (IEDM), Dec 2013, pp. 3.1.1-3.1.4.

