

Received March 27, 2020, accepted April 19, 2020, date of publication April 27, 2020, date of current version May 12, 2020.

Digital Object Identifier 10.1109/ACCESS.2020.2990681

# 168-195 GHz Power Amplifier With Output Power Larger Than 18 dBm in BiCMOS Technology

ABDUL ALI<sup>1,2</sup>, JONGWON YUN<sup>2,3</sup>, FRANCO GIANNINI<sup>1</sup>,  
HERMAN JALLI NG<sup>2,4</sup>, (Member, IEEE), DIETMAR KISSINGER<sup>5</sup>, (Senior Member, IEEE),  
AND PAOLO COLANTONIO<sup>1</sup>, (Senior Member, IEEE)

<sup>1</sup>Department of Electronic Engineering, University of Rome Tor Vergata, 00133 Rome, Italy

<sup>2</sup>IHP—Leibniz-Institut für innovative Mikroelektronik, 15236 Frankfurt (Oder), Germany

<sup>3</sup>Samsung Electronics, Gyeonggi 18448, South Korea

<sup>4</sup>Karlsruhe University of Applied Sciences, 76133 Karlsruhe, Germany

<sup>5</sup>Institute of Electron Devices and Circuits, Ulm University, 89081 Ulm, Germany

Corresponding author: Abdul Ali (abdul.ali@uniroma2.it)

This work was supported by the H2020 ITN CELTA of Call: H2020-MSCA-ITN-2015 under Grant 675683.

**ABSTRACT** This paper presents a 4-way combined G-band power amplifier (PA) fabricated with a 130-nm SiGe BiCMOS process. First, a single-ended PA based on the cascode topology (CT) is designed at 185 GHz, which consists of three stages to get an overall gain and an output power higher than 27 dB and 13 dBm, respectively. Then, a 4-way combiner/splitter was designed using low-loss transmission lines at 130-210 GHz. Finally, the combiner was loaded with four single-ended PAs to complete the design of a 4-way combined PA. The chip of the fabricated PA occupies an area of 1.35 mm<sup>2</sup>. The realized PA shows a saturated output power of 18.1 dBm with a peak gain of 25.9 dB and power-added efficiency (PAE) of 3.5 % at 185 GHz. A maximum output power of 18.7 dBm with PAE of 4.4 % is achieved at 170 GHz. The 3-dB and 6-dB bandwidth of the PA are 27 and 42 GHz, respectively. In addition, the PA delivers a saturated output power higher than 18 dBm in the frequency range 140-186 GHz. To the best of our knowledge, the power reported in this paper is the highest for G-band SiGe BiCMOS PAs.

**INDEX TERMS** Cascode, 4-way combiner, G-band PA, power amplifier, SiGe BiCMOS.

## I. INTRODUCTION

With the recent progress in the speed of solid-state devices, millimeter-waves and terahertz technologies are continuously improving in terms of cutoff frequency ( $f_T$ ) and maximum oscillation frequency ( $f_{max}$ ). This includes transistors based on III-V (InP, GaAs) and Si (SiGe BiCMOS, CMOS) technologies [1]–[6]. Generally, III-V (InP) transistors demonstrate higher  $f_T/f_{max}$ , and breakdown voltages ( $BV_{CEO}$  and  $BV_{CBO}$ ) compared to Si devices. Nevertheless, Si devices are preferred over III-V devices due to their advantage in large-scale and high-level integration. Besides, advanced SiGe BiCMOS technologies exhibit  $f_{max}$  up to 500 GHz, which have allowed the development of solid-state systems above 100 GHz for different applications including high-speed

short-range wireless communication, high-resolution imaging, sensing, phased arrays, and radar systems [7]–[15].

One of the key issues in the realization of high-frequency systems is the limited output power-level attainable with SiGe HBTs (heterojunction bipolar transistors). The low breakdown voltage and scaling down of the transistor periphery to increase the  $f_T$  and  $f_{max}$  leads to the limitation of obtaining high-output power. Additionally, dominant high-frequency effects in terms of high conductor/substrate losses and increased parasitic elements of the transistor reduce its output power. These challenges make it difficult to design efficient and high power solid-state circuits such as voltage controlled oscillators (VCOs) [16], frequency multipliers [17], [18], and power amplifiers (PAs) [19], [20].

To increase the output power ( $P_{out}$ ) and power added efficiency (PAE), various high-frequency PAs based on SiGe BiCMOS technology have been reported in [19]–[25]. They can be categorized into single-ended,  $N$ -way power

The associate editor coordinating the review of this manuscript and approving it for publication was Vittorio Camarchia<sup>1</sup>.

combined, and balanced (differential) PAs. These PAs are designed using cascode topology (CT), common emitter (CE) and stacked configurations. Single-ended PAs are usually compact and can be utilized in power combiner circuits to obtain large output power. Examples of single-ended PAs are reported in [19], [20] at various frequencies in the range of 110-140 GHz, which are based on CE and CT. Among them, a maximum output power of 13.8 dBm with PAE of 11.6 % is achieved at 116 GHz.

The second most popular category to generate high output power are  $N$ -way power combined PAs, which can be further classified by the nature of combining networks into reactive, sub-quarter-wavelength balun, transformers, Wilkinson, and antenna-based free-space combiners [20]–[32]. For instance, the authors of [20], report an 8-way reactive power combined PA using CE configuration at 116 GHz. This PA despite consuming a large amount of chip area delivers a maximum output power of 20.8 dBm with peak PAE and gain of 7.5 %, and 15 dB, respectively. A PA solution with reduced area consumption based on sub-quarter-wavelength baluns and stacked configuration in [21] delivers a peak output power of 22 dBm with PAE of 3.6 % at 120 GHz. However, the peak power gain of this PA is limited to 7.7 dB. Contrarily, solutions based on transformers, Wilkinson combiners, and free-space antenna combining networks [22]–[25], become unpractical for the design of high-frequency PAs. In fact, the Wilkinson and transformer combiners introduce higher losses when the number of combining networks increases, while the free space losses and poor radiation efficiency of the high-frequency antennas limit the effective attainable output power.

The third category of high-frequency PAs is based on differential configurations, which benefits from the availability of virtual ground and presents high common-mode rejection ratio (CMRR) for common-mode noise cancellation. Baluns are required for differential to single-ended transformation, which eases the characterization of the differential PAs. Examples of differential PAs without utilizing power combining networks are reported in [26]–[29], where a maximum output power of 14 dBm with a peak gain of 27 dB is demonstrated at 160 GHz. The designs of 4-way combined differential PAs at 170 and 240 GHz using T-junctions are discussed in [30], [31]. A maximum output power of 18 dBm is achieved at 170 GHz by de-embedding the loss of RF pads and baluns. However, this PA is partially characterized, while a full characterization to see the large-signal performance across all frequency bands should be shown. There are very few examples of the high-frequency PAs around 160 GHz in SiGe BiCMOS technology and most of the reported designs demonstrate high-output power in the lower D-band. G-band PAs above 160 GHz with large output power are crucial to drive frequency multipliers for the generation of high-power sub-THz signals.

In this paper, we report a G-band (168-195 GHz) 4-way combined solid-state PA based on 130-nm SiGe BiCMOS technology [32]. The complete G-band PA includes an input

splitter, four single-ended PAs, and an output combiner. For the first time, a G-band silicon PA exceeding an output power of 18 dBm with a PAE larger than 3 % has been demonstrated. This performance has been made possible by exploiting the unique features of the 130-nm SiGe technology from IHP with  $f_T/f_{max}$  of 300/450 GHz and back-end-of-the-line (BEOL) process suited for millimeter wave applications. The circuit can be used in frequency multiplier chains, radar sensors, and high-speed wireless communication transceivers operating in the 140-200 GHz band. The paper is organized as follows: In section II, the features of 130-nm SiGe BiCMOS technology are discussed. Section III presents the architecture of the 4-way combined PA. Then, section IV presents the detailed design procedure for the single-ended PA, 4-way combiner, and their integration for the realization of the overall PA. The experimental results and comparisons with state-of-the-art works are presented in section V. Finally, the conclusion and summary are reported in section VI.

## II. 130-nm SiGe BiCMOS TECHNOLOGY

The 4-way combined PA proposed in this paper was designed and fabricated with commercial IHP's 130-nm SiGe BiCMOS process known as SG13G2. The process offers high performance heterojunction bipolar transistors (HBTs) with  $f_T/(f_{max})$  of 300/450 GHz and breakdown voltages of  $BV_{CEO} = 1.7$  V, and  $BV_{CBO} = 4.8$  V, respectively [1]. The HBTs are highly suitable for the design of various mm-wave and sub-THz circuits, which is further supported by the back-end-of-the-line (BEOL) process as shown in Fig. 1. The BEOL provides seven metal layers based on aluminum (Al), which include two thick low-loss metals (TM<sub>2</sub> 3  $\mu$ m thick and TM<sub>1</sub> 2  $\mu$ m thick) and five thin metal layers (M<sub>5</sub>–M<sub>1</sub> each 0.49  $\mu$ m thick). The top thick metals allow higher current densities and present lower sheet resistance, while the lower thin metals help to form various metal contact patterns for different Si-devices. The metal layers together with their heights and thickness enable the customized realization of high-quality inductors, metal-oxide-metal (MOM) capacitors, and transmission lines such as microstrip and coplanar lines. The lower metal layers permit the design of ground plane and dense metal interconnections. In addition, the process offers




FIGURE 1. BEOL Cross-section of 130-nm SiGe BiCMOS technology [33].

polysilicon resistors and high quality-factor metal-insulator-metal (MIM) capacitors.

### III. ARCHITECTURE OF THE 4-WAY COMBINED PA

Fig. 2 shows the block diagram of the G-band 4-way combined PA. It consists of an input splitter, four-unit cells of single-ended PAs, and an output combiner. The proposed structure was aimed to provide a peak output power of more than 18 dBm with a power gain larger than 27 dB at 185 GHz. Assuming ideal lossless components in the design, a unit cell PA (single-ended PA) is able to provide an output power more than 12 dBm with a power gain of 27 dB, which leads to an output power of 18 dBm in a 4-way combination. However, in the actual case with lossy components, the unit cell should provide an output power well above 12 dBm to compensate the loss of power combiner.




FIGURE 2. Block diagram of the G-band 4-way combined PA.

Assuming the input and output of a unit cell is matched to  $50\ \Omega$ , the splitting/combining networks must be designed to ensure conjugate matching of the input and output of the 4-way combined PA and external  $50\ \Omega$  standard terminations. Such transformation is ensured with the following steps: the transmission lines  $TL_{1,2}$  were used to properly compensate the overall parasitic effects while roughly maintaining  $50\ \Omega$  on the up and down side of section A (i.e., at A the impedance seen is roughly  $25\ \Omega$ ) then, through the transmission lines  $TL_{3,4}$  the impedance is transformed to  $50\ \Omega$ . This will again make the impedance seen at the junction of node B  $25\ \Omega$ , which is finally transformed to  $50\ \Omega$  at node C using  $TL_{5,6}$  and parasitic capacitance of the RF pad.

### IV. CIRCUIT DESIGN CONSIDERATIONS

#### A. PA TOPOLOGY

The design of the high-frequency PA requires the investigation of various topologies in terms of gain, output power, and power added efficiency (PAE). CE and CT are the two most adopted solutions for the design of high-frequency PAs. The schematics of a CE and a CT are shown in Fig. 3(a) and 3(b), respectively.

To compare the two topologies, the transistors shown in Fig.3 are biased at a collector current density




FIGURE 3. Schematic of CE (a) and CT (b).

of  $2.0\ \text{mA}/\mu\text{m}$ . Biasing resistors  $R_{1-2}$  with values in the range  $300\text{-}500\ \Omega$  were added at the bases of each transistor for optimal gain and output power, which allows the effective collector-emitter breakdown voltage to increase well above  $BV_{CEO}$  by presenting an external low impedance to the bases of the transistors [20], [34]. Fig. 4 shows the maximum available gain (MAG) and stability factor ( $\mu_1$ ) for the CE and CT without including the physical metal interconnections. It is noted that the CT shows higher gain and stability compared to the CE. Specifically, at 185 GHz, the CT and CE show a MAG of 12.3 dB and 6.3 dB, respectively. Moreover, better isolation between the input and output of the CT ensures higher stability with respect to the CE.




FIGURE 4. Simulated MAG and  $\mu_1$ -factor of the CE and CT.

For the design of high-frequency power amplifiers, it is certainly more interesting to compare the large-signal performance of the two topologies. Load-pull simulations were performed to find the optimum load impedances resulting in maximum output power and PAE at 185 GHz, while the input was terminated on the conjugate matching condition. Table 1 shows the relevant parameters (input and load impedances,

TABLE 1. Performance parameters of CE and CT at 185 GHz.

Parameter	Common emitter (CE)	Cascode Topology (CT)
$Z_{in}$ ( $\Omega$ )	3.6-j2	3.9-j3
$Z_{load}$ ( $\Omega$ )	22.42+j22.2	87+j25.31
Peak Gain (dB)	6.3	12.3
$P_{1dB}$ (dBm)	11.75	13.4
$P_{sat}$ (dBm)	13.5	15.8
Peak PAE (%)	20	19.6




FIGURE 5. Simulated gain, output power, and PAE of CE and CT at 185 GHz.

peak gain, output power at 1 dB compression and at saturation, and peak PAE) of CE and CT, while Fig. 5 illustrates the power sweep curves resulting from nonlinear harmonic balance simulations under optimum load/source terminations at 185 GHz. It is noted that the two topologies show almost similar input impedance. The CT shows larger optimum load resistance ( $R_{Lopt,CT} = 87 \Omega$ ) with respect to CE ( $R_{Lopt,CE} = 22.42 \Omega$ ). In terms of output power and gain, the CT shows higher values than CE. Both CE and CT show almost similar PAE of about 20 %. However, when the inherent losses introduced by the interconnections and matching networks are taken into account at 185 GHz, it will result in a severe reduction of the attainable gain, output power and PAE. The lower gain resulting from the CE makes such solution less attractive in comparison to the CT, which was adopted for the design of the single-ended PA at 185 GHz.

**B. UNIT CELL: SINGLE-ENDED PA**

The high-frequency PA typically consists of a power stage and finite driver stages. The former provides the required output power, whereas the latter allows to satisfy the gain specification. To design a power stage with output power higher than 13 dBm at 185 GHz, the active area of each transistor in CT was picked as an aggregation of two parallel 8-finger HBTs (see Fig.3(b)). This provides a saturated output power of 15.8 dBm without including metallic interconnections. Suitable metal interconnections were designed for the power stage to satisfy metal current density and electromigration rules. The interconnections were EM-simulated in ADS-Momentum from Keysight to see their effect on  $f_T/f_{max}$ , output power, gain and PAE. Fig. 6 shows the  $f_T/f_{max}$  of the transistor with parasitics extracted (with interconnects). The  $f_T/f_{max}$  drops from 300/450 GHz to 270/350 GHz, which is still better than CMOS [35]. This degradation in  $f_T/f_{max}$  reduces the output power, gain and PAE of the PA.

Load-pull simulations were repeated to optimize output power, and PAE at 185 GHz. The resulting parameters of the power stage without (lossless, i.e., ideal) and with interconnections are summarized in Table 2, while Fig. 7 shows the output power, gain and PAE curves at 185 GHz.




FIGURE 6.  $f_T$  and  $f_{max}$  of the transistor versus collector current density without (W/O) and with (W) parasitic extracted.

TABLE 2. Performance parameters of CT without (W/O) and with (W) interconnects at 185 GHz.

Parameters	W/O interconnects	W interconnects
$Z_{in} (\Omega)$	3.9-j3	4.5-j0.4
$Z_{load} (\Omega)$	87+j25.31	17.85+j13.35
Peak Gain (dB)	12.3	10.6
$P_{1dB}$ (dBm)	13.4	13.3
$P_{sat}$ (dBm)	15.8	14.7
Peak PAE (%)	19.6	14.6




FIGURE 7. Simulated gain, output power, and PAE of the CT power-stage without (W/O) and with (W) interconnections at 185 GHz.

It is noted that the interconnections introduce a loss of 1.6 dB, which reduces the peak gain from 12.2 to 10.6 dB. The output power, PAE, and optimum input/load impedances are also affected by the interconnections. The maximum power and PAE are dropped to 14.7 dBm, and 14.6 %, respectively, due to the loss introduced by the interconnections.

To drive the power stage and attain an overall gain larger than 27 dB, two identical driver stages were adopted. The transistor’s size in the driver stages is half with respect to power stage. Table 3 provides summary of the different parameters of the two driver stages biased with voltage supplies of 3 V and 4 V for the 1<sup>st</sup> and 2<sup>nd</sup> stage, respectively. 4 V supply could be selected for the 1<sup>st</sup> driver stage instead of 3 V to increase the overall gain. However, 3 V supply was opted to reduce the total DC power consumption of the PA.

The optimum impedances required by each stage were properly synthesized through the design of the input, inter-stages, and output matching networks to complete the







FIGURE 8. Schematic of the: a) single-ended PA and its b) 3D layout view.

TABLE 3. Performance parameters of driver stages with interconnects at 185 GHz.

Parameter	Stage I (3 V supply)	Stage II (4 V supply)
$Z_{in}$ ( $\Omega$ )	$9-j3.5$	$9-j3.5$
$Z_{load}$ ( $\Omega$ )	$51+j27$	$94.3+j27.7$
Peak Gain (dB)	10.7	11.45
$P_{1dB}$ (dBm)	7.6	9.9
$P_{sat}$ (dBm)	9.6	11.43

design of the single-ended PA. The matching networks were designed using MIM capacitors, and  $50\ \Omega$  transmission lines with different electrical lengths. The DC-block capacitors were optimized as part of the matching networks. Unlike high impedance lines,  $50\ \Omega$  transmission lines have been utilized for sustaining higher current densities, which improves the reliability of the PA. The three stages of the single-ended PA were AC coupled by using bypass capacitors. The matching networks, including bypass capacitors were EM-simulated in ADS momentum. Fig. 8(a) shows the final schematic of the single-ended PA, while the corresponding 3D-layout is shown in Fig. 8(b).

Fig. 9 shows the simulated S-parameters of the single-ended PA. A good matching is achieved at the input ( $|S_{11}| < -10\ \text{dB}$ ) and output ( $|S_{22}| < -10\ \text{dB}$ ) with a gain of 28.2 dB at 185 GHz, which is inherently smaller than the




FIGURE 9. Simulated S-parameters of the single-ended PA.

summation of the gains of each stage due to the loss of matching networks. Fig. 10 shows the gain, output power, and PAE of the single-ended PA at 185 GHz. A peak output power of 13.1 dBm with a PAE of 7.7 % is obtained. To quantify the losses associated with the matching networks, Fig. 11 was generated where the output power is reported at various nodes (see Fig. 8(a)). For the ease of readability, the powers are also specified for a fixed input power of  $-18\ \text{dBm}$  in the




FIGURE 10. Simulated gain, output power, and PAE of the single-ended PA at 185 GHz.




FIGURE 11. Simulated output power at various nodes of the single-ended PA at 185 GHz.

same figure. The input, first interstage, second interstage, and output matching networks introduced loss of 1.4, 1.15, 1.41, and 1.16 dB, respectively. The overall loss of the passive networks is 5.12 dB.

C. 4-WAY SPLITTER/COMBINER

To combine the four-unit cells of single-ended PAs, a low-loss 4-way splitter/combiner earlier discussed in section III was designed. Fig. 12 shows the final layout of the 4-way




FIGURE 12. Layout of the 4-way combiner/splitter.

combiner/splitter illustrating various transmission lines with different characteristic impedances and electrical lengths. The combiner was optimized in ADS-momentum, while ensuring good matching at each nodes (see points A, B, and C in Fig. 2).

Fig. 13 shows the simulated S-parameters of the 4-way combiner. A good matching is achieved in wide bandwidth with both  $|S_{11}|$  and  $|S_{22}|$  better than  $-10$  dB at 130-270 GHz. The combiner presents an insertion loss less than 1 dB at 140-205 GHz.




FIGURE 13. Simulated S-parameters of the 4-way combiner/splitter.


D. 4-WAY COMBINED PA IMPLEMENTATION

The transmission lines used in the matching networks and power combiner were realized using top thick metal (TM<sub>2</sub>) for the RF lines with bottom thin metal M<sub>3</sub> acting as the ground plane (See Fig. 1). The lower metals M<sub>1</sub> and M<sub>2</sub> were used for various interconnections to route DC lines. Separate collector and base supplies were used to bias the transistor. Besides, collector supplies of each stage are separated to improve stability. Additionally, Large bypass capacitors with a series resistor of  $10 \Omega$  are included in the supply lines.


The full layout of the 4-way combined PA consists of integrated input splitter, four-unit cells of single-ended PAs, output combiner and bonding pads. The final PA was fabricated with the standard 130-nm SiGe BiCMOS process and its micro-photograph is shown in Fig. 14. It occupies a very small area of  $0.97 \times 1.4 \text{ mm}^2$ , including RF and DC pads. It is noted that the chip contains dummy metal layers, which were included to satisfy the metal density rules of the 130-nm BEOL process. Such dummy metal layers were placed at least  $30\text{-}50 \mu\text{m}$  away from the RF lines to avoid any coupling with the main circuitry, which was further verified by including them in EM-simulation during the design of the matching networks.

V. EXPERIMENTAL RESULTS


The realized power amplifier was characterized on wafer under small and large signal conditions. During the characterization, the supply voltages were set as  $V_{CC1} = 3 \text{ V}$ ,  $V_{CC2} = 4.0 \text{ V}$ , and  $V_{CC3} = 4.0 \text{ V}$ .



**FIGURE 14.** Chip micro-photograph of the 4-way combined PA ( $0.97 \times 1.4 \text{ mm}^2$  including pads).




**FIGURE 15.** S-parameters measurement setup showing different blocks in WR-4.0 band.




**FIGURE 16.** In-house measurement setup at IHP for the characterization of S-parameters of the 4-way combined PA in G-band.

**A. SMALL-SIGNAL**

The small-signal (S-parameters) characterization was carried out using the setup shown in Fig. 15. The Rohde & Schwarz ZVA67 VNA (Vector Network Analyzer) and ZC260 frequency extender were used to perform measurements




(a)



(b)

**FIGURE 17.** (a) Stability factor ( $\mu_1$ ) and (b) S-parameters of the 4-way combined PA. The stability factor is compared to the single-ended PA.



**FIGURE 18.** Output power measurement setup in D-band using ZC170 frequency extender.




FIGURE 19. Experimental output power, gain, and PAE of the 4-way combined PA: (a) at 160 GHz, (b) at 170 GHz, and (c) at 185 GHz.

and  $LO_{in} = (RF - 279MHz)/12$ . The  $LO_{in}$  signal is further divided into two using a power divider. These  $RF_{in}$  and  $LO_{in}$  signals then feed the two ZC260 frequency extenders, which generates the required  $RF_{out}$  signals needed to feed the two terminal device under test (DUT i.e., PA in this case). The DUT contains an identical set of DC and RF probes, and waveguide fixtures at each side. The reflected and measured intermediate frequency (IF) signals (279 MHz) are later captured by the VNA. The multiplication factors for the ZVA260 frequency extenders are 12. In addition, the attenuator of the frequency extender can be used to adjust the incident power of the RF signal feeding the DUT.

Similar setup with the replacement of RF probe and frequency extender (ZC170) was used to measure the S-parameters of the PA in D-band (110-170 GHz). A photo of the measurement setup available at IHP laboratory is shown in Fig. 16.

Fig 17(a) and Fig 17(b) show the stability-factor ( $\mu_1$ ) and S-parameters of the 4-way combined PA, respectively. In general a good co-relation is found between the simulation and measurement. The PA is stable as the  $\mu_1$ -factor is above 1. The measured stability is only shown at 110-260 GHz due to non-availability of RF probes and sources to cover a large frequency range from DC to  $f_{max}$ . Nevertheless, the simulated stability of the PA was assessed under even and odd-mode excitation and it was found unconditionally stable. Also, the single-ended and 4-way combined PAs are unconditionally stable. The PA shows a maximum small-signal gain of 25.9 dB with  $|S_{11}|$  and  $|S_{22}|$  better than  $-10$  dB at 185 GHz. The measured gain at 185 GHz is slightly (1.3 dB) lower than the simulated one (27.2 dB). The discontinuity at 170 GHz is clearly related to the change of measurement set-up (D- or G-band). The 3 dB and 6 dB bandwidth of the PA are 27 GHz and 42 GHz, respectively.

**B. LARGE-SIGNAL**

The large-signal characterization of the PA was performed using a setup similar to the small-signal test bench with the difference in the use of a power meter at the output of the DUT. Fig. 18 shows the D-band output power




FIGURE 20. Measured and simulated output power of the 4-way combined PA at 3-dB back-off and saturation.

measurement setup. The input signal feeds the DUT, which is generated using similar method discussed in section V-A. The amplified signal at the output of DUT is detected by the VDI Erickson PM5 power meter. For the characterization in G-band, the frequency extender ZC170 was replaced with ZC260, while WR 4.0 probes were adopted. The loss of RF-probes found from the data-sheet was de-embedded in the power measurement.

Fig. 19 shows the measured large-signal parameters of the 4-way combined PA compared with the simulation. These parameters include output power, gain, and PAE at various frequencies in G-band. The PA shows almost similar performance in terms of maximum output power with the difference in gain. For instance, at 185 GHz, the PA achieves 18.1 dBm of saturated output power with 25.9 dB of peak gain and 3.5 % of PAE. Similarly, a maximum output power of 18.7 dBm with a PAE of 4.4 % is demonstrated at 170 GHz. The degradation in measured PAE is due to the output power and gain, which are lower than the simulation. Nevertheless, a good correlation is found between them. The PA consumed maximum overall dc current of 431 mA, which is the sum of currents from each supply ( $V_{CC1} = 3$  V,  $I_{CC1} = 85.4$  mA,  $V_{CC2} = 4$  V,



**TABLE 4.** State of the Art PAs comparison. Parameters of the PAs are shown at the frequency, which resulted in maximum output power.

3-dB Freq. (GHz)	Process	Topology	Max. Gain (dB)	3-dB Bandwidth (GHz)	$P_{sat}$ (dBm)	PAE (Max. %)	Area (mm <sup>2</sup> )	Ref
126-143	40-nm CMOS	3-stage Bal.CT	20.3	17	14.8	8.9	0.34	[2]
130-160	50-nm GaAs mHEMT	3-stage 4-way Comb.CS	15	30	13.1	4	3.1	[3]
191-225*	35-nm GaAs mHEMT	3-stage Bal. CT	12.5	34	10	1.5	0.75	[4]
112.2-147.8	250-nm InP HBT	5-stage 4-way Comb. CE	27.8	35.6	24.0	7.0	1.9	[5]
120.7-188.2	250-nm InP HBT	5-stage Bal. CE	25.3	66.5	20.6	8.0	1.2	[6]
108-123	90-nm SiGe	4-stage CE 8-way Comb.	15	15	20.8	7.6	4.95	[20]
110-122	90-nm SiGe	4-stage Single Ended CE	20	12	13.8	11.6	0.78	[20]
107-142	90-nm SiGe	2-stage Stacked 8-way Comb.	7.7	35	22	3.6	0.62	[21]
109-137	130-nm SiGe	3-stage Diff. CT	26.5	28	16.5	12.8	0.74	[27]
135-170	130-nm SiGe	3-stage Diff. CT	17	35	8	1.6	0.57	[28]
153-159	130-nm SiGe	3-stage Diff. CT	35.4	6*	14	4.8	N.A	[26]
131-180	130-nm SiGe	5-stage Diff. CT	27	49	14	5.7	0.48	[29]
155-180	130-nm SiGe	4-stage Diff. CT 4-way Comb.	30.2	25	18**	4.0	0.85	[30]
200-255	130-nm SiGe	3-stage Diff. CT 4-way Comb.	12.5	55	12*	N.A	0.83	[31]
<b>168-195</b>	<b>130-nm SiGe</b>	<b>3-stage CT 4-way Comb.</b>	<b>23.6</b>	<b>27</b>	<b>18.7</b>	<b>4.4</b>	<b>1.35</b>	<b>This Work</b>

\* Data estimated from the graph. NA: Not Available

\*\* Loss of RF pad and balun de-embedded.

$I_{CC2} = 102.7$  mA,  $V_{CC2} = 4$  V,  $I_{CC2} = 242.9$  mA). The resulting overall dc power consumption is about 1.6 W.

Fig. 20 shows the simulated and measured output power at 3-dB back-off and at saturation. In the simulation, the saturated output power is found for a fixed input of 5 dBm. The PA provides a 3-dB back-off output power larger than 15 dBm and a  $P_{sat}$  larger than 18 dBm at frequencies  $\approx 140$ -186 GHz. Such performances make the PA highly desirable for various broadband applications.

Table 4 shows summary of the various parameters of state-of-the-art PAs based on both Si (SiGe BiCMOS, CMOS) and III-V (InP, GaAs) technologies at various frequencies in D and G-bands. Advanced InP process achieves high output power and PAE than GaAs and Si based technologies. However, SiGe BiCMOS is still getting close to InP with highest power demonstrated in the lower D-band around 115 GHz. Few works have shown high output power in the upper D-band, which are still not fully characterized. The PA presented in this work delivers high output power in the G-band at  $f \geq 170$  GHz. Also, it achieved saturated output power  $\geq 18$  dBm over a wide range of frequencies at 140-186 GHz, which is state-of-the-art for SiGe BiCMOS technology.

## VI. CONCLUSION

A fully integrated G-band PA based on the 130-nm SiGe BiCMOS technology with an output power larger than 18 dBm is presented. The large-signal performance of the PA relies on the low-loss wide-band on-chip power combiner and single-ended PAs. Besides, detail procedure about the design of 4-way combined PA is presented, which includes selection of the topology, effect of the interconnections, schematic and complete layout of the single-ended PA, and four-way combiner.

The future work can focus on improving the small-signal bandwidth, reducing the DC power and chip area

consumption of the PA without significantly degrading the large-signal performance. The procedure adopted in this paper can be applied at higher frequencies above 200 GHz to design high power PA. Also, the PA can be utilized in the design of different solid-state systems for various future applications.

## ACKNOWLEDGMENT

The authors would like to thank IHP for providing chip area for the fabrication of PA. They would also like to thank J. Borngräber for his assistance in the measurement.

## REFERENCES

- [1] B. Heinemann *et al.*, "SiGe HBT technology with  $f_T/f_{max}$  of 300 GHz/500 GHz and 2.0 ps CML gate delay," in *IEDM Tech. Dig.*, Dec. 2010, pp. 30.5.1-30.5.4.
- [2] D. Simic and P. Reynaert, "A 14.8 dBm 20.3 dB power amplifier for D-band applications in 40 nm CMOS," in *Proc. IEEE Radio Freq. Integr. Circuits Symp. (RFIC)*, Jun. 2018, pp. 232-235.
- [3] S. Diebold, P. Pahl, B. Goettel, H. Massler, A. Tessimann, A. Leuther, T. Zwick, and I. Kallfass, "A 130 to 160 GHz broadband power amplifier with binary power splitting topology," in *Proc. Asia-Pacific Microw. Conf.*, Dec. 2012, pp. 442-444.
- [4] Z. Amado-Rey, Y. Campos-Roca, C. Friesicke, F. van Raay, H. Massler, A. Leuther, and O. Ambacher, "A G-band broadband balanced power amplifier module based on cascode mHEMTs," *IEEE Microw. Wireless Compon. Lett.*, vol. 28, no. 10, pp. 924-926, Oct. 2018.
- [5] Z. Griffith, M. Urteaga, and P. Rowell, "A 140-GHz 0.25-W PA and a 55-135 GHz 115-135 mW PA, high-gain, broadband power amplifier MMICs in 250-nm InP HBT," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Jun. 2019, pp. 1245-1248.
- [6] Z. Griffith, M. Urteaga, and P. Rowell, "A 115-185 GHz 75-115 mW high-gain PA MMIC in 250-nm InP HBT," in *Proc. 14th Eur. Microw. Integr. Circuits Conf. (EuMIC)*, Sep. 2019, pp. 860-863.
- [7] M. H. Eissa, A. Malignaggi, R. Wang, M. Elkhoully, K. Schmalz, A. C. Ulusoy, and D. Kissinger, "Wideband 240-GHz transmitter and receiver in BiCMOS technology with 25-Gbit/s data rate," *IEEE J. Solid-State Circuits*, vol. 53, no. 9, pp. 2532-2542, Sep. 2018.
- [8] Y. Zhao, E. Ojefors, K. Aufinger, T. F. Meister, and U. R. Pfeiffer, "A 160-GHz subharmonic transmitter and receiver chipset in an SiGe HBT technology," *IEEE Trans. Microw. Theory Techn.*, vol. 60, no. 10, pp. 3286-3299, Oct. 2012.

- [9] J. Grzyb, B. Heinemann, and U. R. Pfeiffer, "Solid-state terahertz super-resolution imaging device in 130-nm SiGe BiCMOS technology," *IEEE Trans. Microw. Theory Techn.*, vol. 65, no. 11, pp. 4357–4372, Nov. 2017.
- [10] M. Uzunkol, O. D. Gurbuz, F. Golcuk, and G. M. Rebeiz, "A 0.32 THz SiGe 4×4 imaging array using high-efficiency on-chip antennas," *IEEE J. Solid-State Circuits*, vol. 48, no. 9, pp. 2056–2066, Sep. 2013.
- [11] I. Sarkas, J. Hasch, A. Balteanu, and S. P. Voinigescu, "A fundamental frequency 120-GHz SiGe BiCMOS distance sensor with integrated antenna," *IEEE Trans. Microw. Theory Techn.*, vol. 60, no. 3, pp. 795–812, Mar. 2012.
- [12] W. Shin, O. Inac, Y.-C. Ou, B. Ku, and G. M. Rebeiz, "A -112 GHz-wafer-scale phased array transmitter with high-efficiency on-chip antennas," in *Proc. IEEE Radio Freq. Integr. Circuits Symp.*, Jun. 2012, pp. 199–202.
- [13] B. Laemmle, K. Schmalz, J. C. Scheytt, R. Weigel, and D. Kissinger, "A 125-GHz permittivity sensor with read-out circuit in a 250-nm SiGe BiCMOS technology," *IEEE Trans. Microw. Theory Techn.*, vol. 61, no. 5, pp. 2185–2194, May 2013.
- [14] J. Grzyb, K. Statnikov, N. Sarmah, B. Heinemann, and U. R. Pfeiffer, "A 210–270-GHz circularly polarized FMCW radar with a single-lens-coupled SiGe HBT chip," *IEEE Trans. THz Sci. Technol.*, vol. 6, no. 6, pp. 771–783, Nov. 2016.
- [15] A. Mostajeran, A. Cathelin, and E. Afshari, "A 170-GHz fully integrated single-chip FMCW imaging radar with 3-D imaging capability," *IEEE J. Solid-State Circuits*, vol. 52, no. 10, pp. 2721–2734, Oct. 2017.
- [16] R. Kananizadeh and O. Momeni, "A 190-GHz VCO with 20.7% tuning range employing an active mode switching block in a 130 nm SiGe BiCMOS," *IEEE J. Solid-State Circuits*, vol. 52, no. 8, pp. 2094–2104, Aug. 2017.
- [17] H.-C. Lin and G. M. Rebeiz, "A SiGe multiplier array with output power of 5–8 dBm at 200–230 GHz," *IEEE Trans. Microw. Theory Techn.*, vol. 64, no. 7, pp. 2050–2058, Jul. 2016.
- [18] M. Kucharski, M. H. Eissa, A. Malignaggi, D. Wang, H. J. Ng, and D. Kissinger, "D-band frequency quadruplers in BiCMOS technology," *IEEE J. Solid-State Circuits*, vol. 53, no. 9, pp. 2465–2478, Sep. 2018.
- [19] D. Hou, Y.-Z. Xiong, W.-L. Goh, W. Hong, and M. Madhian, "A D-band cascode amplifier with 24.3 dB gain and 7.7 dBm output power in 0.13  $\mu\text{m}$  SiGe BiCMOS technology," *IEEE Microw. Wireless Compon. Lett.*, vol. 22, no. 4, pp. 191–193, Apr. 2012.
- [20] H.-C. Lin and G. M. Rebeiz, "A 110–134-GHz SiGe amplifier with peak output power of 100–120 mW," *IEEE Trans. Microw. Theory Techn.*, vol. 62, no. 12, pp. 2990–3000, Dec. 2014.
- [21] S. Daneshgar and J. F. Buckwalter, "A 22 dBm, 0.6 mm<sup>2</sup> D-band SiGe HBT power amplifier using series power combining sub-quarter-wavelength baluns," in *Proc. IEEE Compound Semiconductor Integr. Circuit Symp. (CSICS)*, Oct. 2015, pp. 1–4.
- [22] Y. Zhao and J. R. Long, "A wideband, dual-path, millimeter-wave power amplifier with 20 dBm output power and PAE above 15% in 130 nm SiGe-BiCMOS," *IEEE J. Solid-State Circuits*, vol. 47, no. 9, pp. 1981–1997, Sep. 2012.
- [23] W. Tai, L. R. Carley, and D. S. Ricketts, "A 0.7 W fully integrated 42 GHz power amplifier with 10% PAE in 0.13  $\mu\text{m}$  SiGe BiCMOS," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2013, pp. 142–143.
- [24] Y. A. Atesal, B. Cetinoneri, M. Chang, R. Alhalabi, and G. M. Rebeiz, "Millimeter-wave wafer-scale silicon BiCMOS power amplifiers using free-space power combining," *IEEE Trans. Microw. Theory Techn.*, vol. 59, no. 4, pp. 954–965, Apr. 2011.
- [25] A. Ali, J. Yun, H. J. Ng, D. Kissinger, F. Giannini, and P. Colantonio, "Sub-THz on-chip dielectric resonator antenna with wideband performance," in *Proc. 14th Eur. Microw. Integr. Circuits Conf. (EuMIC)*, Sep. 2019, pp. 912–915.
- [26] J. Al-Eryani, H. Knapp, J. Wursthorn, K. Aufinger, S. Majied, H. Li, S. Boguth, R. Lachner, J. Bock, and L. Maurer, "A 162 GHz power amplifier with 14 dBm output power," in *Proc. IEEE Bipolar/BiCMOS Circuits Technol. Meeting (BCTM)*, Sep. 2016, pp. 174–177.
- [27] M. Kucharski, J. Borngraber, D. Wang, D. Kissinger, and H. J. Ng, "A 109–137 GHz power amplifier in SiGe BiCMOS with 16.5 dBm output power and 12.8% PAE," in *Proc. 47th Eur. Microw. Conf. (EuMC)*, Oct. 2017, pp. 1021–1024.
- [28] N. Sarmah, B. Heinemann, and U. R. Pfeiffer, "A 135–170 GHz power amplifier in an advanced sige HBT technology," in *Proc. IEEE Radio Freq. Integr. Circuits Symp. (RFIC)*, Jun. 2013, pp. 287–290.
- [29] M. Furqan, F. Ahmed, B. Heinemann, and A. Stelzer, "A 15.5-dBm 160-GHz high-gain power amplifier in SiGe BiCMOS technology," *IEEE Microw. Wireless Compon. Lett.*, vol. 27, no. 2, pp. 177–179, Feb. 2017.
- [30] M. Kucharski, H. J. Ng, and D. Kissinger, "An 18 dBm 155–180 GHz SiGe power amplifier using a 4-Way T-junction combining network," in *Proc. IEEE 45th Eur. Solid State Circuits Conf. (ESSCIRC)*, Sep. 2019, pp. 1–4.
- [31] M. H. Eissa and D. Kissinger, "A 13.5 dBm fully integrated 200-to-255 GHz power amplifier with a 4-Way power combiner in SiGe:C BiCMOS," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, San Francisco, CA, USA, Feb. 2019, pp. 82–84, doi: 10.1109/ISSCC.2019.8662424.
- [32] A. Ali, P. Colantonio, F. Giannini, D. Kissinger, H. J. Ng, and J. Yun, "A 18-dBm G-band power amplifier using 130-nm SiGe BiCMOS technology," in *Proc. 14th Eur. Microw. Integr. Circuits Conf. (EuMIC)*, Sep. 2019, pp. 164–167.
- [33] A. Ali, J. Yun, H. Jalli Ng, D. Kissinger, F. Giannini, and P. Colantonio, "High performance asymmetric coupled line balun at sub-THz frequency," *Appl. Sci.*, vol. 9, no. 9, p. 1907, 2019. [Online]. Available: <http://www.mdpi.com/2076-3417/9/9/1907>
- [34] M. Rickelt, H.-M. Rein, and E. Rose, "Influence of impact-ionization-induced instabilities on the maximum usable output voltage of Si-bipolar transistors," *IEEE Trans. Electron Devices*, vol. 48, no. 4, pp. 774–783, Apr. 2001.
- [35] O. Inac, M. Uzunkol, and G. M. Rebeiz, "45-nm CMOS SOI technology characterization for millimeter-wave applications," *IEEE Trans. Microw. Theory Techn.*, vol. 62, no. 6, pp. 1301–1311, Jun. 2014.



**ABDUL ALI** was born in Quetta, Pakistan. He received the B.S. degree in telecommunication engineering from the National University of Computer and Emerging Sciences, Peshawar, Pakistan, in 2011, the M.S. degree in electrical and electronics engineering from Bilkent University, Ankara, Turkey, in 2015, and the Ph.D. degree (Hons.) in electronic engineering from the University of Rome Tor Vergata, Rome, Italy, in 2019.

Since 2017, he has been with the Circuit Design Department, Innovations for High Performance Microelectronics (IHP), Frankfurt (Oder), Germany, where he is currently working as the Guest Scientist for the design of circuits in the sub-THz frequency band. His current research interests include millimeter-wave and sub-THz power amplifiers, frequency multipliers, and on-chip antennas for various applications.

Dr. Ali was a recipient of the Gallium Arsenide (Gaas) Award, in 2019.



**JONGWON YUN** received the B.S. and Ph.D. degrees from the School of Electrical Engineering, Korea University, Seoul, South Korea, in 2007 and 2015, respectively.

In 2015, he was a Research Professor with the School of Electrical Engineering, Korea University, where he focused on millimeter-wave and THz circuits for imaging and communication systems. From 2016 to 2017, he was with the Research and Development Division, SK Hynix, Icheon, Gyeonggi, South Korea, as a Senior Research Engineer. From 2017 to 2019, he was a Scientist with the Circuit Design Department, Innovations for High Performance Microelectronics (IHP), Frankfurt (Oder), Germany, where his research was focused on THz circuits and systems. Since 2019, he has been with the Device Solution (DS) Division, Samsung Electronics, Hwaseong, Gyeonggi, South Korea, as a Staff Engineer, where he is currently responsible for the design and development of millimeter-wave circuits for wireless applications. His research interests include high-frequency and high-speed integrated circuits and systems for sensing, imaging, and communication applications.

Dr. Yun was a co-recipient of the Best Student Paper Award of the IEEE Radio Frequency Integration Technology Symposium, in 2015, and the Gallium Arsenide (Gaas) Award, in 2019.



**FRANCO GIANNINI** was born in Galatina (LE), Italy, in November 1944. He received the degree (*summa cum laude*) in electronics engineering from the Warsaw University of Technology, Poland.

Since 1980, he has been a Full Professor of applied electronics with the University of Roma Sapienza and then Tor Vergata, and an Honorary Professor with the Warsaw University of Technology, since 2001. He is currently an Emeritus

Professor with the University of Roma Tor Vergata. He is or has been a Consultant for various national and international industrial and governmental organizations, including the International Telecommunication Union and the European Union and is a member of many Committees of International Scientific Conferences. He authored or coauthored more than five hundred scientific articles. In 2008, he was awarded with the Laurea Honoris Causa Scientiarum Technicarum by the Warsaw University of Technology, Poland.



**DIETMAR KISSINGER** (Senior Member, IEEE) received the Dipl.-Ing., Dr.-Ing. and Habilitation degrees in electrical engineering from FAU Erlangen-Nürnberg, Germany, in 2007, 2011, and 2014, respectively.

From 2007 to 2010, he was with Danube Integrated Circuit Engineering, Linz, Austria, where he worked as a System and Application Engineer in the Automotive Radar Group. From 2010 to 2014, he was a Lecturer and the Head of the

Radio Frequency Integrated Sensors Group, Institute for Electronics Engineering, Erlangen. From 2015 to 2018, he was with Technische Universität Berlin and the Head of the Circuit Design Department, IHP, Frankfurt (Oder). Since 2019, he has been a Full Professor for high-frequency circuit design with Ulm University and the Head of the Institute of Electronic Devices and Circuits. He has authored or coauthored over 300 technical articles and holds several patents. His current research interests include silicon high-frequency and high-speed integrated circuits and systems for communication and automotive, industrial, security, and biomedical sensing applications. He is a member of the European Microwave Association (EuMA) and the German Information Technology Society (ITG) and Society of Microelectronics, Microsystems and Precision Engineering (VDE/VDI GMM). He currently serves as a member of the technical program committee of the International Microwave Symposium (IMS) and European Solid-State Circuits Conference (ESSCIRC), a member of the technical program committee of the European Microwave Week (EuMW), and as the Chair of the Executive Committee of the IEEE Radio and Wireless Week (RWW). He received the 2017 IEEE MTT-S Outstanding Young Engineer Award, the 2017 VDE/VDI GMM-Prize, the 2018 VDE ITG-Prize, and was a co-recipient of more than ten best paper awards. He was a two-time Chair of the IEEE Topical Conference on Wireless Sensors and Sensor Networks (WiSNet) and a two-time Chair of the IEEE Topical Conference on Biomedical Wireless Technologies, Networks and Sensing Systems (BioWireless). He further served as a member of the 2013 and 2017 European Microwave Week (EuMW) Organizing Committee and as a member of the 2018 IEEE MTT-S International Microwave Symposium (IMS) Steering Committee. He was the Chair of the IEEE MTT-S Technical Committee on Microwave and Millimeter-Wave Integrated Circuits (MTT-14) and is currently an elected member of the IEEE MTT-S Administrative Committee. He was a nine-time Guest Editor for the *IEEE Microwave Magazine* and served as an Associate Editor for the IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES.



**HERMAN JALLI NG** (Member, IEEE) received the Dipl.-Ing. (FH) degree in communication engineering from the University of Applied Sciences, Karlsruhe, Germany, in 2005, and the Ph.D. degree in mechatronics from Johannes Kepler University Linz, Linz, Austria, in 2014.

From 2005 to 2009, he was with Robert Bosch GmbH, Reutlingen, Germany, as an IC Design Engineer for the development of mixed-signal ASICs in HV-CMOS and BCD technologies for

automotive sensors. In 2009, he joined the Institute for Communications and Information Engineering, Johannes Kepler University Linz, as a Research Assistant and became a member of the Christian Doppler Laboratory for Integrated Radar Sensors. In 2015, he joined the IHP—Leibniz-Institut für innovative Mikroelektronik, Frankfurt (Oder), Germany, where he headed the Millimeter-Wave Wireless Group and was entrusted with the planning and coordination of research projects, the acquisition of industrial contracts and public funded projects, and the supervision of students. In 2019, he became a Visiting Professor at the Chongqing University of Posts and Telecommunications. Since 2020, he has been a Professor with the Karlsruhe University of Applied Sciences, Karlsruhe. His current research interests include integrated radar sensors, frequency synthesizers and analog/RF, and mixed-signal circuits. He received the 2018 VDE ITG-Prize for his outstanding work on scalable radar sensors and the Best Paper Award for APMC 2019 in Systems and Applications for his outstanding work on fully-integrated mm-wave radar systems.



**PAOLO COLANTONIO** (Senior Member, IEEE) was born in Rome, in March 22, 1969. He received the degree in electronics engineering from University of Roma Tor Vergata, in 1994, and the Ph.D. degree in microelectronics and telecommunications, in 2000.

He became a Research Assistant at the Electronic Engineering Department, University of Roma Tor Vergata, in 1999, and an Associate Professor, in 2002. Since February 2018, he has been

a Full Professor of microwave electronics with the University of Roma Tor Vergata. He has published over 250 scientific articles. He is the author of a book on solid-state power amplifiers *High Efficiency RF and Microwave Solid State Power Amplifiers* (Wiley, 2009), three book chapters, four contributions on *Encyclopedia of RF and Microwave Engineering* (Wiley) and one international, and two patents. His research activities are mainly focused on the field of microwave and millimeter-wave electronic, and in particular on the design criteria for non-linear microwaves subsystems and high-efficiency PAs.

Dr. Colantonio was the TPC Chair of EuMIC 2014 and INMMIC 2015 and serves as a TPC member of EuMIC, MIKON, and INMMiC. He is actually an Associate Editor of *International Journal of Microwave and Wireless Technologies*.

...