# Reconfigurable Gate Driver Toward High-Power Efficiency and High-Power Density Converters 

Thèse

Mousa Karimi

Doctorat en génie électrique
Philosophiæ doctor (Ph. D.)

Québec, Canada


# Reconfigurable Gate Driver Toward High-Power Efficiency and High-Power Density Converters 

## Thèse

Mousa Karimi

Sous la direction de:

Benoit Gosselin, directeur de recherche Mohamad Sawan, codirecteur de recherche

## Résumé

Les systèmes de gestion de l'énergie exigent des convertisseurs de puissance pour fournir une conversion de puissance adaptée à diverses utilisations. Il existe différents types de convertisseurs de puissance, tel que les amplificateurs de puissance de classe D, les demi-ponts, les ponts complets, les amplificateurs de puissance de classe E , les convertisseurs buck et dernièrement les convertisseurs boost. Prenons par exemple les dispositifs implantables, lorsque l'énergie est prélevée de la source principale, des convertisseurs de puissance buck ou boost sont nécessaires pour traiter l'énergie de l'entrée et fournir une énergie propre et adaptée aux différentes parties du système. D'autre part, dans les stations de charge des voitures électriques, les nouveaux téléphones portables, les stimulateurs neuronaux, etc., l'énergie sans fil a été utilisée pour assurer une alimentation à distance, et des amplificateurs de puissance de classe E sont développés pour accomplir cette tâche. Les amplificateurs de puissance de classe D sont un excellent choix pour les casques d'écoute ou les hat-parleurs en raison de leur grande efficacité. Dans le cas des interfaces de capteurs, les demi-ponts et les ponts complets sont les interfaces appropriées entre les systèmes à faible et à forte puissance. Dans les applications automobiles, l'interface du capteur reçoit le signal du côté puissance réduite et le transmet à un réseau du côté puissance élevée. En outre, l'interface du capteur doit recevoir un signal du côté haute puissance et le convertir vers la côté basse puissance. Tous les systèmes mentionés ci-dessus nécessitent l'inclusion d'un pilote de porte spécifique dans les circuits, selon les applications. Les commandes de porte comprennent généralement un décalage du niveau de commande niveau supérieur, le levier de changement de niveau inférieur, une chaîne de tampon, un circuit de verrouillage sous tension, un circuit de temps mort, des portes logiques, un inverseur de Schmitt et un mécanisme de démarrage. Ces circuits sont nécessaires pour assurer le bon fonctionnement des systèmes de conversion de puissance. Un circuit d'attaque de porte reconfigurable prendrait en charge une vaste gamme de convertisseurs de puissance ayant une tension d'entrée $V_{I N}$ et un courant de sortie $I_{\text {Load }}$ variables.

L'objectif de ce projet est d'étudier intensivement les causes de différentes pertes dans les convertisseurs de puissance et de proposer ensuite de nouveaux circuits et méthodologies dans les différents circuits des conducteurs de porte pour atteindre une conversion de puissance avec une haute efficacité et densité de puissance. Nous proposons dans cette thèse de nouveaux circuits de gestion des temps mort, un Shapeshifter de niveau plus élevé et un Shapeshifter de
niveau inférieur avec de nouvelles topologies qui ont été pleinement caractérisées expérimentalement. De plus, l'équation mathématique du temps mort optimal pour les faces haute et basse d'un convertisseur buck est dérivée et expérimentalement prouvée. Les circuits intégrés personnalisés et les méthodologies proposées sont validés avec différents convertisseurs de puissance, tels que les convertisseurs semi-pont et en boucle ouverte, en utilisant des composants standard pour démontrer leur supériorité sur les solutions traditionnelles. Les principales contributions de cette recherche ont été présentées à sept conférences prestigieuses, trois articles évalués par des pairs, qui ont été publiés ou présentés, et une divulgation d'invention.

Une contribution importante de ce travail recherche est la proposition d'un nouveau générateur actif CMOS intégré dédié de signaux sans chevauchement. Ce générateur a été fabriqué à l'aide de la technologie AMS de $0.35 \mu \mathrm{~m}$ et consomme 16.8 mW à partir d'une tension d'alimentation de 3.3 V pour commander de manière appropriée les côtés bas et haut d'un demi-pont afin d'éliminer la propagation. La puce fabriquée est validée de façon expérimentale avec un demi-pont, qui a été mis en œuvre avec des composants disponibles sur le marché et qui contrôle une charge R-L. Les résultats des mesures montrent une réduction de $40 \%$ de la perte totale d'un demi-pont de 45 V d'entrée à 1 MHz par rapport au fonctionnement du demi-pont sans notre circuit intégré dédié. Le circuit principal du circuit d'attaque de grille côté haut est le décaleur de niveau, qui fournit un signal de grande amplitude pour le commutateur de puissance côté haut. Une nouvelle structure de décalage de niveau avec un délai de propagation minimal doit être présentée. Nous proposons une nouvelle topologie de décalage de niveau pour le côté haut des drivers de porte afin de produire des convertisseurs de puissance efficaces. Le SL présente des délais de propagation mesurés de 7.6ns. Les résultats mesurés montrent le fonctionnement du circuit présenté sur la plage de fréquence de 1 MHz à 130 MHz . Le circuit fabriqué consomme $31.5 p \mathrm{~W}$ de puissance statique et $3.4 p J$ d'énergie par transition à $1 \mathrm{kHz}, V_{D D L}=0.8 \mathrm{~V}, V_{D D H}=3.0 \mathrm{~V}$, et une charge capacitive $C_{L}=0.1 p F$. La consommation énergétique totale mesurée par rapport à la charge capacitive de 0.1 à 100 nF est indiquée. Un autre nouveau décalage vers le bas est proposé pour être utilisé sur le côté bas des pilotes de portes. Ce circuit est également nécessaire dans la partie $R_{x}$ du réseau de bus de données pour recevoir le signal haute tension du réseau et délivrer un signal de faible amplitude à la partie basse tension. L'une des principales contributions de ces travaux est la proposition d'un modèle de référence pour l'abaissement de niveau à puissance unique reconfigurable. Le circuit proposé pilote avec succès une gamme de charges capacitives allant de $10 f F$ à $350 p F$. Le circuit présenté consomme des puissances statiques et dynamiques de 62.37 pW et $108.9 \mu W$, respectivement, à partir d'une alimentation de 3.3 V lorsqu'il fonctionne à $1 M H z$ et pilote une charge capacitive de $10 p F$. Les résultats de la simulation post-layout montrent que les délais de propagation de chute et de montée dans les trois configurations sont respectivement de l'ordre de 0.54 à 26.5 ns et de 11.2 à 117.2 ns . La puce occupe une surface de $80 \mu m \times 100 \mu m$. En effet, les temps morts des côtés hauts et bas varient en raison de la différence de fonctionnement des commutateurs de puissance côté haut et côté bas, qui
sont respectivement en commutation dure et douce. Par conséquent, un générateur de temps mort reconfigurable asymétrique doit être ajouté aux pilotes de portes traditionnelles pour obtenir une conversion efficace. Notamment, le temps mort asymétrique optimal pour les côtés hauts et bas des convertisseurs de puissance à base de Gan doit être fourni par un circuit de commande de grille reconfigurable pour obtenir une conception efficace. Le temps mort optimal pour les convertisseurs de puissance dépend de la topologie. Une autre contribution importante de ce travail est la dérivation d'une équation précise du temps mort optimal pour un convertisseur buck. Le générateur de temps mort asymétrique reconfigurable fabriqué sur mesure est connecté à un convertisseur buck pour valider le fonctionnement du circuit proposé et l'équation dérivée. De plus le rendement d'un convertisseur buck typique avec $T_{D L H}$ minimum et $T_{D H L}$ optimal (basé sur l'équation dérivée) à $I_{L o a d}=25 \mathrm{~mA}$ est amélioré de $12 \%$ par rapport à un convertisseur avec un temps mort fixe de $T_{D L H}=T_{D H L}=12 \mathrm{~ns}$.

## Abstract

Power management systems require power converters to provide appropriate power conversion for various purposes. Class D power amplifiers, half and full bridges, class E power amplifiers, buck converters, and boost converters are different types of power converters. Power efficiency and density are two prominent specifications for designing a power converter. For example, in implantable devices, when power is harvested from the main source, buck or boost power converters are required to receive the power from the input and deliver clean power to different parts of the system. In charge stations of electric cars, new cell phones, neural stimulators, and so on, power is transmitted wirelessly, and Class E power amplifiers are developed to accomplish this task. In headphone or speaker driver applications, Class D power amplifiers are an excellent choice due to their great efficiency. In sensor interfaces, half and full bridges are the appropriate interfaces between the low- and high-power sides of systems. In automotive applications, the sensor interface receives the signal from the low-power side and transmits it to a network on the high-power side. In addition, the sensor interface must receive a signal from the high-power side and convert it down to the low-power side. All the above-summarized systems require a particular gate driver to be included in the circuits depending on the applications. The gate drivers generally consist of the level-up shifter, the level-down shifter, a buffer chain, an under-voltage lock-out circuit, a deadtime circuit, logic gates, the Schmitt trigger, and a bootstrap mechanism. These circuits are necessary to achieve the proper functionality of the power converter systems. A reconfigurable gate driver would support a wide range of power converters with variable input voltage $V_{I N}$ and output current $I_{\text {Load }}$. The goal of this project is to intensively investigate the causes of different losses in power converters and then propose novel circuits and methodologies in the different circuits of gate drivers to achieve power conversion with high-power efficiency and density. We propose novel deadtime circuits, level-up shifter, and level-down shifter with new topologies that were fully characterized experimentally. Furthermore, the mathematical equation for optimum deadtimes for the high and low sides of a buck converter is derived and proven experimentally. The proposed custom integrated circuits and methodologies are validated with different power converters, such as half bridge and open loop buck converters, using off-the-shelf components to demonstrate their superiority over traditional solutions. The main contributions of this research have been presented in seven high prestigious conferences, three peer -reviewed articles, which have been
published or submitted, and one invention disclosure.
An important contribution of this research work is the proposal of a novel custom integrated CMOS active non-overlapping signal generator, which was fabricated using the $0.35-\mu m$ AMS technology and consumes 16.8 mW from a $3.3-V$ supply voltage to appropriately drive the low and high sides of the half bridge to remove the shoot-through. The fabricated chip is validated experimentally with a half bridge, which was implemented with off-the-shelf components and driving a R-L load. Measurement results show a $40 \%$ reduction in the total loss of a $45-V$ input $1-M H z$ half bridge compared with the half bridge operation without our custom integrated circuit. The main circuit of high-side gate driver is the level-up shifter, which provides a signal with a large amplitude for the high-side power switch. A new level shifter structure with minimal propagation delay must be presented. We propose a novel level shifter topology for the high side of gate drivers to produce efficient power converters. The LS shows measured propagation delays of 7.6 ns . The measured results demonstrate the operation of the presented circuit over the frequency range of 1 MHz to 130 MHz . The fabricated circuit consumes $31.5 p \mathrm{~W}$ of static power and 3.4 pJ of energy per transition at $1 \mathrm{kHz}, V_{D D L}=0.8 \mathrm{~V}$, $V_{D D H}=3.0 \mathrm{~V}$, and capacitive load $C_{L}=0.1 p F$. The measured total power consumption versus the capacitive load from $0.1 p F$ to $100 n F$ is reported. Another new level-down shifter is proposed to be used on the low side of gate drivers. Another new level-down shifter is proposed to be used on the low side of gate drivers. This circuit is also required in the $R_{x}$ part of the data bus network to receive the high-voltage signal from the network and deliver a signal with a low amplitude to the low-voltage part. An essential contribution of this work is the proposal of a single supply reconfigurable level-down shifter. The proposed circuit successfully drives a range of capacitive load from $10 f F$ to 350 pF . The presented circuit consumes static and dynamic powers of $62.37 p W$ and $108.9 \mu W$, respectively, from a $3.3-V$ supply when working at $1 M H z$ and drives a $10 p F$ capacitive load. The post-layout simulation results show that the fall and rise propagation delays in the three configurations are in the range of $0.54-26.5 \mathrm{~ns}$ and $11.2-117.2 \mathrm{~ns}$, respectively. Its core occupies an area of $80 \mu \mathrm{~m} \times 100 \mu \mathrm{~m}$. Indeed, the deadtimes for the high and low sides vary due to the difference in the operation of the high- and low-side power switches, which are under hard and soft switching, respectively. Therefore, an asymmetric reconfigurable deadtime generator must be added to the traditional gate drivers to achieve efficient conversion. Notably, the optimal asymmetric deadtime for the high and low sides of GaN-based power converters must be provided by a reconfigurable gate driver to achieve efficient design. The optimum deadtime for power converters depends on the topology. Another important contribution of this work is the derivation of an accurate equation of optimum deadtime for a buck converter. The custom fabricated reconfigurable asymmetric deadtime generator is connected to a buck converter to validate the operation of the proposed circuit and the derived equation. The efficiency of a typical buck converter with minimum $T_{D L H}$ and optimal $T_{D H L}$ (based on the derived equation) at $I_{L o a d}=25 \mathrm{~mA}$ is improved by $12 \%$ compared to a converter with a fixed deadtime of $T_{D L H}=T_{D H L}=12 \mathrm{~ns}$.

## Contents

Résumé ..... ii
Abstract ..... v
Contents ..... vii
List of Tables ..... ix
List of Figures ..... X
Remerciements ..... xv
Avant-propos ..... xvi
Introduction ..... 1
1 Methodology ..... 18
1.1 Data-bus Requirements Summary ..... 18
1.2 Links between Chapters and Contributions ..... 19
1.3 Conclusion ..... 20
2 A 7.6-ns Delay Subthreshold Level-Shifter Leveraging Parasitic Capac- itance Voltage-Controlled Current Source ..... 21
2.1 Résumé ..... 21
2.2 Abstract ..... 21
2.3 Introduction ..... 22
2.4 Proposed LS Architecture and Operation ..... 24
2.5 Circuit Implementation and Simulation ..... 26
2.6 Experimental Results ..... 36
2.7 Discussion and Performance Comparison ..... 41
2.8 Conclusion ..... 42
3 An Active Dead-Time Control Circuit With Timing Elements for a $45-\mathrm{V}$ Input $1-\mathrm{MHz}$ Half-Bridge Converter ..... 43
3.1 Résumé ..... 43
3.2 Abstract ..... 43
3.3 Introduction ..... 44
3.4 Proposed Dead-Time Circuit ..... 47
3.5 Measured Performance ..... 54
3.6 Conclusion ..... 63
4 A Reconfigurable Single-supply Multiple-level Down-shifter for System- on-Chip Applications ..... 65
4.1 Résumé ..... 65
4.2 Abstract ..... 65
4.3 Introduction ..... 66
4.4 Proposed Reconfigurable Level Down Shifter ..... 68
4.5 Circuit Implementation ..... 69
4.6 Post-Layout Simulation Results ..... 71
4.7 Conclusion ..... 73
5 A 9.2-ns to 1-us Digitally Controlled Multi-Tuned Deadtime Optimiza- tion for Efficient GaN HEMT Power Converters ..... 74
5.1 Résumé ..... 74
5.2 Abstract ..... 75
5.3 Introduction ..... 75
5.4 Proposed Tunable Deadtime Circuit ..... 81
5.5 Measured Performance ..... 88
5.6 Discussion and Performance Comparison ..... 96
5.7 Conclusion ..... 97
5.8 Appendix ..... 98
Conclusion and Future Work ..... 99
Bibliography ..... 102

## List of Tables

0.1 Ideal switch characteristics. ..... 5
0.2 Internal capacitances for a power MOSFET. ..... 6
0.3 Examples of different power converter leveraging their gate drivers. ..... 15
2.1 Transistor sizes of the Proposed LS in Figure 2.4. ..... 28
2.2 Performance Summary and Comparison with other solutions. $E_{c}$ : Energy con- sumption; $P_{s}$ : Static power consumption; $\mathrm{FoM}=$ Range/delay ..... 41
3.1 Aspect ratios of TS-WSCS transistors. ..... 50
3.2 Performance comparison with previous works. ..... 63
4.1 Components specifications of the proposed RSS-LDS ..... 70
4.2 Internal capacitances for a power MOSFET. ..... 72
4.3 Performance comparison of the proposed RSS-LDS configured to generated 2.5 V . ..... 73
5.1 Dimensions of all components adopted for realizing the circuit. $\mathrm{N} / \mathrm{A}=$ Non- Applicable; ST:Schmitt Trigger; MP,P,N,T,MN: are Tagged on Figures 5.4, 5.6; CS: Wide Swing Current Source. ..... 85
5.2 Performance Comparison of the proposed WRM-TDCWITH similar works. ..... 96
5.3 GAN Power Loss Formulas. ..... 98

## List of Figures

0.1 Different energy sources, DC-DC conversion, and IC level voltages. ..... 2
0.2 Different power switch configurations, (a) Low-Side, (b) High-Side, (c) Half- Bridge, (d) Full-Bridge (H-Bridge). ..... 2
0.3 General block diagram of different power converters in various applications, (a) Class-E power amplifier for wireless power transmission for freely moving animals, (b) Class-D power amplifier for speaker, (c) Buck converter configu- ration, (d) Full-Bridge (H-Bridge) for data bus network, (e) Boost converter configuration ..... 3
0.4 (a) Ideal switch waveforms, (b) practical switch waveforms, and (c) timing parameters of power switch operation and gate driver waveformes ..... 5
0.5 (a) Source parasitic inductance and (b) parasitic capacitances of power MOSFET. ..... 7
0.6 Simplified power converter circuit for calculating different kinds of loss. ..... 8
0.7 Provided waveform for calculating different losses. ..... 8
0.8 Topology of the differential cascode Class-E PA with driver stages [1]. ..... 11
0.9 (a) Die photo of the PA. (b) Simulated and calculated output power, drain efficiency (DE), and power-added efficiency (PAE) against $V_{D D}$, PA with and without dynamic cascode bias (DCB) [1]. ..... 11
0.10 Topology overview of the class-D amplifier with $f_{S W}$ regulation [2]. ..... 12
0.11 (a) Measured different types of losses of designed Class-D PA, (b) Chip photo- graph of the class-D amplifier, the die measures $3.4 \mathrm{~mm} \times 2.5 \mathrm{~mm}$ [2] ..... 12
0.12 Block diagram of the proposed gate driver for GaN power switches [3] ..... 13
0.13 Efficiency versus load power for the proposed driver in a (a) buck converter; (b) boost converter [3] ..... 13
0.14 Detailed overview of the proposed mixed-signal dead time control [4]. ..... 14
0.15 (a) Measured efficiency of the synchronous buck converter for a 12 V to 5 V conversion with an inductor of $10 \mu \mathrm{H}$ and conversion from 12 V to 1.8 V with an inductor of 500 nH (b) Microphotograph of the testchip, directly bonded to the PCB [4] ..... 14
0.16 Schematic of the proposed QSW-ZVS boost converter with a custom-designed dynamic dead-time-controlled synchronous gate driver, and (b) equivalent cir- cuit of the proposed boost converter [5]. ..... 15
1.1 Links between proposed circuits in each chapter and whole project. ..... 20
2.1 Simplified level shifter circuit schematic: (a) basic structure of current source- based LS, (b) propagation delay between input and output signals. ..... 23
2.2 Different CBLS: (a) CBLS Current source with logic error detection circuit [6], (b) Two stage CBLS [7], (c) CBLS with correction circuit [8]. ..... 23
2.3 General block diagram of the proposed CBLS: (a) Operation of the feedback part, (b) Potential of $V_{A}$ with and without feedback network, and (c) Simplified proposed LS. ..... 25
2.4 Implementation and operation of the proposed LS: (a) Transistor level realiza- tion, (b) LS operation when $\mathrm{IN}=$ " 1 ", and (c) LS operation when $\mathrm{IN}=$ " 0 ". ..... 26
2.5 The circuit diagram of the TnM with all its parasitic capacitances, (b) The equivalent parasitic capacitance charged by a current source, (c) Voltage across $C_{P}$, (d) Simplified circuit of output buffer, (e) Transfer function of a buffer. ..... 28
2.6 Equivalent circuit of the presented LS circuit when $\mathrm{IN}=$ " 0 ". ..... 30
2.7 Simulated 0.6 V input pulse, 3.0 V pulse output, voltage $V_{A}$, and current flowing through the TnM signals of the proposed LS at 1 MHz . ..... 32
2.8 Simulated $C_{p}$ and voltage of $V_{A}$ during the (a) rising ( $\mathrm{IN}=$ " 1 ") and (b) the falling propagation delay ( $\mathrm{IN}=$ " 0 ") . ..... 33
2.9 Enlarged view of simulated 0.6 V input pulse, 3.0 V pulse output, voltage $V_{A}$, and current flowing through the single transistor signals of the LS at 1 MHz . ..... 33
2.10 Simulated $C_{p}$ and voltage of $V_{A}$ when a single transistor is used instead of the TnM during the (a) rising ( $\mathrm{IN}=$ " 11 ") and (b) the falling PD ( $\mathrm{IN}=$ " 0 "). ..... 34
2.11 Evaluation of the proposed LS operation with a Monte-Carlo simulation: (a) Propagation delay, (b) power consumption. ..... 34
2.12 Test setup, (a) Setup block diagram, (b) Fabricated chip under test, (c) $10 p F$ capacitive load, (d) Input and output measured waveforms, (e) Wire-bonded die. ..... 36
2.13 Experimental performance: (a) Micrograph of the fabricated LS in CMOS AMS $0.35 \mu \mathrm{~m}$ and partially enlarged view (area: $25 \times 25 \mu \mathrm{~m}^{2}$ ), (b) Shmoo plot for operating frequency versus $V_{D D L}$. ..... 37
2.14 Measured power consumption variation with used $C_{L}=20 p F$ : (a) Across fre- quency for different $V_{D D L}$, (b) Across frequency for different $V_{D D H}$, (c) for different $V_{D D L}$ at $V_{D D H}=3.0 \mathrm{~V}$ and a frequency of 1 kHz , and (d) for different $V_{D D H}$ at $V_{D D L}=0.8 \mathrm{~V}$ and a frequency of 1 kHz ..... 38
2.15 Measured power consumption versus capacitive load for a $1-k H z$ input pulse, $V_{d d L}=0.8 \mathrm{~V}$, and $V_{d d H}=3.0 \mathrm{~V}$ ..... 39
2.16 Measured propagation delay when an integrated inverter is used as load: (a) Rising edge at the output for a $1-M H z$ input pulse with an amplitude of $0.8 V$, and $V_{D D H}=3.0 V(b)$ Falling edge at the output for a $1-M H z$ input pulse with amplitude of 0.8 V , and $V_{D D H}=3.0 \mathrm{~V}$ (c) Variation of rising and falling propagation delay versus $V_{D D L}$ at $V_{D D H}=3.0 \mathrm{~V}$, and (d) Variation of rising and falling propagation delay versus $V_{D D H}$ at $V_{D D L}=1.6 \mathrm{~V}$. ..... 40
2.17 Measured waveforms of LS at 50 kHz input pulse with amplitude of 80 mV into 3.0 V , while an integrated inverter is used. ..... 41
3.1 Half-bridge output stage and equivalent circuit of power switch during operation. ..... 45
3.2 Power converter and the different sources of shoot-through: (a) half-bridge circuit with simplified dead-time circuit, (b) impact of switching delays, (c) ringing effect due to the output parasitic capacitance $C_{\text {oss }}$ of HSPS, and (d) Miller capacitor effect. ..... 45
3.3 Proposed dead-time control circuit: (a) simplified schematic, (b) state machine representation, and (c) timing diagram. ..... 48
3.4 (a) Transistor-level implementation of proposed DTCC, (b) added offset to the ramp signal with and without MN3 and MN6. ..... 51
3.5 Evaluation of DTCC operation with a Monte-Carlo simulation. ..... 53
3.6 Simulated dead time between signals ..... 53
3.7 Chip micrograph of fabricated DTCC in CMOS AMS $0.35 \mu M$. ..... 54
3.8 Measured generated dead-time delays between non-overlapping signals. ..... 54
3.9 Measured DTCC performances: (a) Comparison of the experimental and post- layout simulation results of the dead-time delays variation versus the power supply voltage $V_{D D}$. (b) The effect of $V_{D D}$ on the maximum operating frequency of DTCC. ..... 55
3.10 Measured outputs of Ph1 and Ph2: (a) generated delay $t_{d 2}$ for the high side of half-bridge converter, (b) produced delay $t_{d 1}$ for the low side of half-bridge converter, and the amplitude of individual ringing at the edges of each phase. ..... 57
3.11 Measured power consumption variation with respect to the input frequency for different values of $V_{D D}$ for $7.81 p F$ estimated capacitive load in each output of Ph1 and Ph2. ..... 58
3.12 Block diagram of the test half-bridge circuit with the fabricated DTCC. ..... 58
3.13 Relevant waveforms of half-bridge circuit (a) with inconvenient amount of dead- time, showing the dead-time dependent losses of $\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D}, \mathrm{E}$, and F ; and (b) with a convenient amount of dead-time, showing a significant dead-time dependent loss reduction. ..... 59
3.14 Experimental setup of the half-bridge circuit. (a) Measured signals. (b) $R_{L}$ load with $R=100 \Omega$ and $L=150 \mu H$ load. (c) $R_{L}$ load with $R=100 \Omega$ and $L=11.8 \mu H$ load. (d) Test bench. (e) Custom printed circuit board. (f) Packaged fabricated chip. (g) Power GaN transistor. ..... 60
3.15 Measured waveforms of the test half-bridge circuit with the fabricated DTCC circuit. ..... 61
3.16 Histogram of the calculated power losses of the test half-bridge circuit with and without the fabricated DTCC. ..... 62
4.1 Conceptual diagrams for: (a) SoC module, (b) SiP module cross section, (c) The conventional LDS, and (d) The proposed LDS ..... 67
4.2 The proposed RSS-LDS: (a) Main concept, (b) General explanation of system reconfigurability scheme, and (c) Realization of the controller circuit. ..... 68
4.3 Circuit diagram of the proposed RSS-LDS. ..... 69
4.4 Layout view of the proposed RSS-LDS implemented in $0.35 \mu \mathrm{~m}$ CMOS process. ..... 71
4.5 Resulting performance of the RSS-LDS at the three configurations at $V_{d d}=$ 3.3 V and operating frequency $=1 \mathrm{MHz}$. ..... 72
5.1 Conventional power converter (a) Simplified schematic, (b) Waveforms with GaN HEMT power switches, and (c) Waveforms with Si MOSFET power switches. ..... 76
5.2 GaN transistor: (a) Cross section of the lateral structure (b) simplified behavior in $1^{s t}$ and $3^{r d}$ quadrant. ..... 77
5.3 A power converter with a tunable dead-time generator, and (b) timing diagram of gate driver in PWM mode under no load condition. ..... 79
5.4 Schematic of the proposed Multi-Tuned-Dead-Time Generator. Three tunable parts of $\mathrm{A}, \mathrm{B}$, and C can receive tunning commands from the FPGA to reconfigure the circuit for creating different required delays between the generated non-overlapping signals on the outputs of HS and LS [9]. All the components of the proposed circuit will be integrated as a part of gate driver for different power converter applications.80
5.5 Flowchart of the operation of proposed deadtime control circuit. . . . . . . . . 82
5.6 Transistor level implementation of the tunable A, B, and C parts. . . . . . . . . 83
5.7 Evaluation of the proposed WRM-TDC operation with Monte Carlo simulation. 85
5.8 Buck converter operation evaluation (a) Simplified circuit while the HSS is turned on and the LSS is turned off (b) operation in the beginning of deadtime with effective parasitic capacitance, and (c) equivalent circuit during deadtime operation with the charged equivalent capacitor in the node $V_{S W}$.
5.9 Experimental setup: (a) equipment to measure the performance of fabricated WRM-TDC, (b) enlarged power converter, and (c) enlarged power GaN transistors of EPC2012.
5.10 Chip micrograph of the proposed WRM-TDC fabricated in $0.35 \mu m$ CMOS process (a) die micrograph, (b) enlarged core including different circuit parts of A, B, C, and CS.
5.11 Measured generated dead-times by WRM-TDC:(a) minimum produced deadtime of $T_{D L H}=9.2 \mathrm{~ns}$ at $C_{L}=1 p F, V_{d d}=5.0 \mathrm{~V}$, and $f_{s}=1 \mathrm{MHz} ;(\mathrm{b})$ maximum attained dead-time of $T_{D H L}=1 \mu s$ at $C_{L}=5 p F, V_{d d}=3.3 \mathrm{~V}$, and $f_{s}=200 \mathrm{kHz}$.
5.12 Measured $T_{D L H}$ and $T_{D H L}$ from the fabricated chip in the various conditions:(a) different configurations of circuit at $V_{d d}=5.0 \mathrm{~V}$, capacitive load $C_{L}=1 p F$, and $f_{s}=1 M H z ;(\mathrm{b})$ different configurations of the circuit at $V_{d d}=3.3 \mathrm{~V}$, capacitive between $C_{L}=1 p F$ to $C_{L}=12 p F$, and $f_{s}=400 \mathrm{kHz}$.
5.13 a) Measured power consumption versus tuning commands at different capacitive
loads (b) Measured waveforms of proposed circuit at $V_{d d}=3.3 \mathrm{~V}, f_{s}=200 \mathrm{khz}$,
and capacitive load of $C_{L}=10 \mathrm{nF}$ at each output of chip. . . . . . . . . . 92
5.14 Measured power consumption versus operating frequency at different tuning commands.
5.15 Buck converter waveforms with optimal $T_{D H L}$ and minimum $T_{D L H}$ under efficient design.
5.16 Measured results(a)achieved efficiency of the implemented buck converter for different $T_{D H L}$ and $T_{D L H}$ at $0.4 M H z$ versus different $I_{\text {load }}$, (b) comparing the measured, simulated, and calculated optimal $T_{D H L} . . . . . . . . . . . . . . .$.
5.17 Measured results(a) achieved efficiency of the implemented buck converter for different $T_{D H L}$ and $T_{D L H}$ at $0.4 M H z$ versus different $V_{I N}$, (b) comparing the measured, simulated, and calculated optimal $T_{D H L}$.

To my wife, Fatemeh, my parents, Mohtaram and

Malekmohammad, and all members of my family

## Remerciements

I would like to express my gratitude and appreciation to my research adviser Professor Benoit Gosselin, for his guidance, support, and motivation throughout my Ph.D. study. Thank you for giving me your trust and support for these many years. I would like to thank Professor Mohamad Sawan for his advice and great support. His active contribution and high precious time helped me during my research.

I also would like to thank the jury members whose essential participation, comments, and encouragement.

Then, I would like to express my gratitude to our group members at Biomedical Instrumentation and Microsystem Lab for their valuable comments.

Finally, I am so grateful for my wife and family for their constant love, endless patience, and spiritual supports throughout the study.

## Avant-propos

This dissertation is based on materials that are published or under review in prestigious IEEE Journals and Conferences. Chapter 2 includes papers under review for publication in IEEE Transactions on Very Large-Scale Integration (VLSI) Systems. Chapter 3 includes previously published materials in IEEE Transactions on Circuits and Systems I: Regular Papers. Chapter 4 of this thesis includes a material previously published in IEEE International Symposium on Circuits and Systems. Chapter 5 of this thesis includes papers under review for publication in IEEE Transactions on Circuits and Systems I: Regular Papers. The text and the figures were modified to adopt the thesis template. The papers present the core of this research and include the main contributions. However, throughout this dissertation, several conferences and journals have been published in IEEE. I elaborate my contributions to the one conference paper in Chapter 4, and three transactions are reflected in Chapters 2, 3, and 5.

Paper 1: M. Karimi, M. Ali, A. Hassan, M. Sawan, and B. Gosselin, "A 7.6-ns Delay Subthreshold Level-Shifter Leveraging Parasitic Capacitance Data-dependent Current Source," in IEEE Transactions on VLSI Systems, Submitted. This paper presents a novel high-performance level-up shifter, which is convenient for the high side of gate drivers for implementing a power converter. The custom integrated circuit is tested, and the circuit is fully characterized. I personally propose this novel level shifter under the supervision of Prof. B. Gosselin. The measurement and experimental results were obtained at the Smart Biomedical Microsystem Lab. at Laval University under the supervision of Prof. B. Gosselin and the Polystim Neurotechnology Laboratory, Polytechnique Montreal, under the supervision of Prof. Mohamad Sawan. In this work, the measured results verify a shorter propagation delay and lower power consumption than similar works. Prof. Benoit Gosselin, Dr. M. Ali, Dr. A. Hassan, and Prof. Mohamad Sawan extensively revised the paper's content by adding materials and corrections.

Paper 2: M. Karimi, M. Ali, A. Hassan, M. Sawan, and B. Gosselin, "An Active Dead-Time Control Circuit with Timing Elements for a $45-\mathrm{V}$ Input $1-\mathrm{MHz}$ Half-Bridge Converter," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 69, no. 1, pp. 30-41, Jan. 2022. This paper presents a new non-overlapping signal generator to provide appropriate signals for the low- and high-sides of a half bridge. The fabricated chip was validated with an implemented half bridge with off-the-shelf components. I proposed the main idea of the paper
under the supervision of Prof. B. Gosselin. The measurement and experimental results were obtained at Smart Biomedical Microsystem Lab. at Laval University under the supervision of Prof. B. Gosselin. In this work, the reduction of half bridge total loss was proven experimentally through a comparison with a half bridge operation without the fabricated chip. Prof. Benoit Gosselin, Dr. M. Ali, Dr. A. Hassan, and Prof. Mohamad Sawan extensively revised the paper's content by adding materials and corrections.

Paper 3: M. Karimi, M. Ali, A. Hassan, M. Sawan, and B. Gosselin, "A Reconfigurable Single-Supply Multiple-Level Down-Shifter for System-on-Chip Applications," 2021 IEEE International Symposium on Circuits and Systems (ISCAS), 2021, pp. 1-5. In this paper, a tunable multi-level down shifter is presented, where only a single supply is required. This novel circuit is utilized as interface between the high-voltage side (data bus network) and the low-voltage side (processors with different supplies). I proposed the main idea of this work under the supervision of Prof. Benoit Gosselin. I prepared the manuscript, and Prof. Benoit Gosselin, Dr. M. Ali, Dr. A. Hassan, and Prof. Mohamad Sawan revised the paper's content by adding materials and corrections.

Paper 4: M. Karimi, M. Ali, A. Aghajani, A. Hassan, M. Sawan, and B. Gosselin, "A 9.2-ns to 1-us Digitally Controlled Multi-Tuned Deadtime Optimization for Efficient GaN HEMT Power Converters" in IEEE Transactions on Circuits and Systems I: Regular Papers, submitted (Invited paper - special issue NEWCAS 2021). In this paper, a multi-tuned deadtime optimization is presented. The fabricated chip is connected to a gate driver that drives two superimposed GaN HEMT power switches. The reconfigurable part of the fabricated chip is controlled digitally to provide asymmetric deadtimes for a buck converter with variable input voltage $V_{I N}$ and output current $I_{O U T}$. The deadtimes are generated based on an accurate derived equation. I proposed the main idea of the paper under the supervision of Prof. Benoit Gosselin. The measurement and experimental results were obtained at Smart Biomedical Microsystem Lab. at Laval University under the supervision of Prof. B. Gosselin. The measured results show the priority of our presented buck converter over recent published works. Prof. Benoit Gosselin, Dr. M. Ali, Dr. A. Hassan, and Prof. Mohamad Sawan extensively revised the paper's content by adding materials and corrections. Amir Aghajani contributed to the derivation of the mathematical equations and the achievement of the experimental results.

## Introduction

Power converters are the key elements of the growing field of power management units that provide different supply voltage and current values to various electronic blocks from various energy sources [10]. Batteries as an energy source example are used in most electronic devices, including laptops, cell phones, and cameras, to power up their internal blocks, such as processors, displays, and analog circuitry, which require different voltages [11]. Figure 0.1 shows various energy sources in different applications where DC-DC conversion is required to provide appropriate power supplies to their internal blocks, such as processors, sensors, and electronic control units [12]. Some blocks require a higher voltage than the battery voltage, and some require a lower voltage than that of the battery. The battery voltage may be 1.5 V , with the digital and analog blocks requiring $1-$ and $3-V$ supplies, respectively. Therefore, DC-DC power converters are essential for providing lower or higher voltages than that of the battery. The converter used to provide a lower voltage than that of the battery is known as a buck converter, while that which provides a higher voltage than that of the battery is called a boost converter [13; 14]. Implantable biomedical devices, such as optical stimulators, are usually supplied by a small coin battery with a low output voltage, ranging from $1 V$ to 1.5 V , while the required voltage and current for optogenetic stimulation are approximately $4 V$ and 20 mA , respectively. Therefore, a DC-DC boost converter must be employed to meet the requirement [15]. Headphone amplifiers are generally expected to have very low noise levels and high linearity for good audio quality, naturally implying high power consumption. In mobile applications, a trade-off must be made between audio quality and battery life due to limited battery capacity. In these applications, high-efficiency Class D amplifiers are essential to decrease the total loss and consequently address the requirement of providing longer battery lifetime and increase the quality of audio [16].

In wireless power transmission applications, two inductive coils must be mutually coupled for wireless power transfer. The primary coil must be in the transmitter output, and the secondary coil must be in the receiver input. The coil is the output component in the topology of Class E power amplifiers, satisfying the easy coupling requirement with the secondary coil in the receiver side. In addition, the efficiency of Class E power amplifiers makes them suitable for wireless power transmission applications [17]. In sensor interface applications, two sides of low and high powers require an interface to communicate. The suitable interfaces in these


Figure 0.1: Different energy sources, DC-DC conversion, and IC level voltages.


Figure 0.2: Different power switch configurations, (a) Low-Side, (b) High-Side, (c) Half-Bridge, (d) Full-Bridge (H-Bridge).
applications are half and full bridges. The sensor interface is used in automotive applications. In this application, the low voltage side is a processor, and the high voltage side is a network. The equivalent circuit of the network is a R-L load. A half/full bridge would play the role of an interface for receiving the low voltage signal and driving the high voltage side appropriately [18]. The buck-boost configuration is presented to provide a DC voltage that is lower or higher than that of the battery with an opposite polarity (e.g., providing $-2 V$ from the $1.5-V$ battery), and the non-inverting flyback converter in which a single circuit provides both higher and lower voltages than the battery's voltage with the same polarity (e.g., providing either 2 or $1 V$ from a $1.5-V$ battery) [19].

## Various Topologies of Power Converters

Various topologies of power converters are adopted for different applications and purposes. Power converters consist of gate drivers and power switches. Figure 0.2 presents different configurations of power switches. The power transistors can be on-chip (integrated) or discrete (external). To implement integrated power switches for carrying high current, the width (W) of the power switch must be sufficiently large to have a low $R_{D S(o n)}$. However, the gate capacitance will be increased when the W increases. Especially for fast switching, the power converter experiences losses. Therefore, a trade-off must be achieved between the $R_{D S(o n)}$ and


Figure 0.3: General block diagram of different power converters in various applications, (a) Class-E power amplifier for wireless power transmission for freely moving animals, (b) Class-D power amplifier for speaker, (c) Buck converter configuration, (d) Full-Bridge (H-Bridge) for data bus network, (e) Boost converter configuration.
$C_{\text {Gate }}$ of the power switch. In high-power and -voltage applications, n-type transistors are preferred due to their low on-resistance $R_{D S(o n)}$, but the gate supply should be greater than $V_{I N}$ for high-side n-type power switches for appropriate operation. To elaborate, holes are charge carriers with approximately 2 to 3 times lower mobility than electrons, and to obtain the same On-Resistance $R_{D S(o n)}$, the p-type W must be 2 to 3 times larger than that of the n-type, resulting in 2 to 3 times more charge gathering in the transistor gate. Consequently, p-type MOSFETs will have a low thermal resistance and a high current rating, which will affect the dynamic performance. Therefore, a convenient power MOSFET must be selected by considering the appropriate $R_{D S(o n)}$ and gate charge. Actually, depending on the switching frequency in different applications, the device on-resistance $R_{D S(o n)}$ and the gate charge $Q_{g}$ are considered in MOSFET selection [20].

$$
\begin{equation*}
Q_{g}=\int_{t_{0}}^{t_{s}} \frac{V_{D R}}{R_{G}} e^{-\frac{t}{R_{G} C_{e f f}}} d t \tag{1}
\end{equation*}
$$

Equation 1 shows the gate charge, where $V_{D R}$ is the peak value of the gate drive voltage, and Ceff is the effective gate input capacitance. $R_{d s(o n)}$ is obtained by $R_{O N}=R_{\text {silicon }}+R_{\text {wire }}+$ $R_{\text {lead }}$, where $R_{\text {silicon }}=$ inherent resistance from silicon process, $R_{\text {wire }}=$ bond wire resistance, and $R_{\text {lead }}=$ resistance of the lead frame. Texas Instrument released a detailed application report on June 2016 to explain the importance of $R_{d s(o n)}$ [20].

In Parts (a) and (b) of Figure 0.2, the power switch is used in the low and high sides of the converter, respectively. Figure 0.2.c shows the half-bridge configuration, and Figure 0.2.d presents the full-bridge (H-bridge) configuration, which consists of two half-bridges. Fig. 3
presents the general block diagram of different power converters in some applications. Figure 0.3 .a shows a wireless power transmission (WPT) system that is used for freely moving animals. For the part of the system that is implanted in the head-stage of the animal for brain stimulation study, the WPT system must continuously transfer power wirelessly. For WPT implementation, a printed spiral coil would be used to propagate the magnetic flux for the receiver coil inside the head-stage. A Class E power amplifier with a specific gate driver is utilized to perform the functionality appropriately and deliver the power to a given distance [21]. Figure 0.3 .b presents the general block diagram of a Class D power amplifier, which is mostly applicable for headphones and speakers. In this design, the weak sinewave of the input signal is compared with a sawtooth waveform, and the results are applied to the switching controller and output stage (SCOS) block. In the SCOS part, a particular gate driver is designed to generate a high-amplitude pulse for the low pass filter. Finally, the extracted high-amplitude sinewave signal is applied to the speaker [22]. Figure 0.3.c shows the general block diagram of a buck converter. In the last stage of this topology, two power switches are used. Afterward, a LC low pass filter is used. Recall that the current through an inductor is an integral of its applied voltage with a proportionality constant of $1 / L$. This will create a triangular waveform for $i_{L}(t)$. The average of this current, $i_{L(a v g)}$, is delivered to the load because the capacitor is an open circuit for this DC current. In the configuration in Figure 0.3.c, the gate driver is required for power switches to handle the switches when they are working under high power operation. Figure 0.3.d shows the application of power converters in data bus networks. In the Figure 0.3.d, the enlarged view of transmitter $T_{X}$ is presented. As shown, a full bridge would be used to drive the network appropriately. The equivalent circuit of the network is a R-L load, which depends on the length of lines A and B, and the resistance and inductance values are different, consequently requiring various power switches to drive the line conveniently. A level down shifter can be adopted for the receiver $R_{X}$ to receive the high amplitude pulse signal from the line and convert down the amplitude to be compatible with the controller in the low power side. In this application, $T_{x}$ and $R_{x}$ connect to the network through a digital isolating transformer. Figure 0.3.e presents the simplified schematic of a boost converter. In this topology, the combination of a power switch, a diode, an inductor, and a capacitor can create a DC voltage that is higher than the input voltage. The operation of this converter relies on the fact that in one phase, the inductor current reaches its maximum level and will be released to the capacitor from the beginning of the second phase. The power switch used in this converter needs a gate driver to function properly [13; 14].

## Gate Driver Requirements

In power converters with a single power switch, gate drivers are used to reduce the switching loss by quickly charging the parasitic capacitance. In a converter with two superimposed power switches, gate drivers are responsible for receiving a pulse signal from the controller

Table 0.1: Ideal switch characteristics.

|  | $I_{F}$ | $R_{O N}$ | $V_{O N}$ | $V_{B R}$ | $I_{O F F}$ | $R_{O F F}$ | $P_{G}$ | $V_{G}$ | $I_{G}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| On-State | High (infinity) | Low (zero) | Low | - | - | - | Low | Low | Low |
| Off-State | - | - | - | High | Low | High | Low | Low | Low |



Figure 0.4: (a) Ideal switch waveforms, (b) practical switch waveforms, and (c) timing parameters of power switch operation and gate driver waveformes.
and providing two appropriate driving signals for the low and high sides. Furthermore, a gate driver is required to protect the power switches for secure operation for converters. In addition, in converters with various input voltages $V_{I N}$ and output loads $I_{\text {Load }}$, a reconfigurable gate driver is required to tune the internal circuit of the gate driver to implement a high-performance power converter at different $V_{I N}$ and $I_{\text {Load }}$ values.

To deepen the understanding of the gate driver requirement for power switches in a power converter, the characteristics and specifications of switches must be investigated. The common motivation among different switching devices, which are designed for specific applications, is to obtain the characteristics of a "super device." The characteristic of an ideal super device is a suitable reference for designing a real device. Table 0.1 summarizes the characteristics of an ideal switch where $I_{F}, R_{O N}, V_{O N}, V_{B R}, I_{O F F}$, and $R_{O F F}$ are the forward current, the on-state resistor, the forward voltage drop, the forward or reverse voltage, the leakage current, and the off-state resistor, respectively. Notably, a low $R_{O N}$ causes a low on-state loss $P_{O N}$, and a similar phenomenon occurs for $R_{O F F}$ and $P_{O F F}$. The voltage and current of an ideal power switch during operation and the corresponding power loss are illustrated in Figure 0.4.a. $P_{G}$, $V_{G}$, and $I_{G}$ are the power, voltage, and current of the gate driver, as shown in Figure 0.4.c [20].

Table 0.2: Internal capacitances for a power MOSFET.

|  | Internal Capacitances | Values | Conditions |
| :--- | :---: | :---: | :---: |
| $C_{i s s}=C_{g s}+C_{g d}$ | Input Capacitance | $1350 p F$ | drain and source terminal shorted |
| $C_{o s s}=C_{g d}+C_{d s}$ | Otput Capacitance | $58 p F$ | gate and source shorted |
| $C_{r s s}=C_{g d}$ | Reverse Transfer Capacitance | $3 p F$ | source connected to ground |

For proper operation in high frequencies, the device must be completely turned on and off instantaneously during the turn-on and -off process. Thus, it must have low $t_{d}, t_{r}, t_{s}$, and $t_{f}$ which are the delay, rise, storage, and fall times, respectively (Figure 0.4.c). The other parameters of power switching devices are $d v / d t$ and $d i / d t$, which characterize the rapid changes in the voltage across and the rapid increase of the current through the devices. Finally, $R_{0 J A}$ as thermal impedance from the internal junction to the ambient must be low to transmit heat easily to the ambient. The characteristic of a practical switch is shown in Figure 0.4.b with typical waveforms. In this figure, as device current $I_{S W}$ rises during turn-on, the voltage across the device $V_{S W}$ falls. The other important parameters shown in Figure 0.4.b are the turn-on time $t_{o n}$ (the sum of the delay and rise times) and turn-off time $t_{o f f}$ (the sum of the storage and fall times) of the switching device [20].

A practical switching device requires finite delay time $t_{d}$, rise time $t_{r}$, storage time $t_{s}$, and fall time $t_{f}$. In Figure 0.4.b, the corresponding power losses of the power device are illustrated.

Unlike the ideal switch, which has no losses, practical switches suffer from conducting and switching losses, which are shown in Figure 0.4.b. The switching parameters as inconvenient effects are the objectives of any new device, which should exhibit improvement. For example, the dropped voltage across a conducting power device is usually in the order of 1 V or higher in some cases up to several volts. $P_{O N}$ as the average conduction power loss is equal to $f_{s}\left(\int_{0}^{t_{o n}} p d t\right)$ where $f_{s}$ is the conduction frequency, and " P " is the instantaneous power loss (product of $V_{s w}$ and $I_{s w}$ ). is the instantaneous power loss (product of Vsw and Isw).

During the transition from one conduction state to another, the current and the voltage have substantial values. Thus, the power losses increase during the switching and can be calculated as $P_{s w}=f_{s}\left(\int_{0}^{t_{r}} p d t+\int_{0}^{t_{s}} p d t+\int_{0}^{f} p d t\right)$, where $f_{s}$ is the switching frequency, and $t_{r}, t_{s}$, and $t_{f}$ are the rise, storage, and fall times, respectively. Therefore, the power dissipation of a switching device is expressed as $P_{D}=P_{O N}+P_{S W}+P_{G}$, where $P_{G}$ is the gate driver power consumption [20].

Power MOSFETs, which are practical power switches, are used for power converter implementation. When a significant power level must be handled, a power MOSFET as a particular type of transistor must be designed. The main advantages of a power MOSFET over other power components include high switching speed and good efficiency at low voltages. The inherent specifications of power MOSFETs constrain the exchange speed. The limitation is caused by


Figure 0.5: (a) Source parasitic inductance and (b) parasitic capacitances of power MOSFET.
the internal capacitances of the MOSFETs. When the transistor switches, these capacitances must be charged or discharged. Given that the current flow through the mentioned capacitances is restricted by the outer gate driver, charging and discharging can be a slow process. The gate driver will really force the transistor's switching speed [23]. Table 0.2 summarizes the internal capacitances of C3M0075120K as a power MOSFETs to serve as evidence over internal capacitances [24]. These capacitances are shown in Figure 0.3. The comparison in Table 0.2 indicates that the largest capacitance is Cgs, that for a specific power transistor the value of $1347 p F$ is reported.

In addition to internal capacitance, parasitic inductance can be along with each the MOSFETs pins. Parasitic inductance has adverse effects, which are summarized as follows:

The parasitic inductance in any given circuit is actually caused by current gradients. Thus, among the three pins of power MOSFETs, the gate parasitic inductance would be the smallest. However, because of the large input internal capacitance in the gate, a resonance circuit might be created between these two undesirable internal components. Oscillation would occur and lead to the devastation of the power MOSFETs. In very high switching, the internal inductance must always be low enough to avoid this phenomenon [25]. The most effective parasitic inductance is in the source because this inductance creates feedback in the source and tends to consume increased switching time, thereby boosting switching losses. Figure 0.4 shows the source parasitic inductance and its equivalent feedback. These voltages and current fluctuations in Figures 0.3 and 0.4 that are respectively caused by the parasitic capacitances and inductances unintentionally turn on power MOSFETs when they are expected to be turned off. That is, $d v / d t$ and $d i / d t$ would charge the $C_{g s}$, and the transient response of main switching causes the $\mathrm{VGSV}_{G S}$ to be higher than the $V_{t h}$. Eventually, the power MOSFETs would be turned on accidentally [26].


Figure 0.6: Simplified power converter circuit for calculating different kinds of loss.


Figure 0.7: Provided waveform for calculating different losses.

## Converter's Different Losses

Designing efficient converters requires minimizing losses through appropriate design practices and circuit techniques. Figures 0.6 and 0.7 are provided for calculating the different kinds of losses of a given power converter. The losses in a power converter include conduction, switching (commutation), dead-time, gate charge, and IC operating losses [27].

Important parameters are tagged in waveform in Figure 0.6 as requirements for calculating different losses and summarized as follows:

## Conduction Loss

This loss is calculated in sections of "A" and "B" of the Figure 0.7 waveform. The important parameters of this loss are the on-resistances of the high/low sides (H/L Sides) of the MOSFET [28]. The following equation is employed to calculate this type of loss:

$$
\begin{array}{r}
P_{O N-H}=I_{O}^{2} \times R_{O n-H} \times \frac{V_{O}}{V_{I N}} \\
P_{O N-L}=I_{O}^{2} \times R_{O n-L} \times\left(1-\frac{V_{O}}{V_{I N}}\right) \tag{2}
\end{array}
$$

where $V_{I N}, V_{O}, I_{O}, R_{O n-H}$, and $R_{O n-L}$ are the respective input voltage, output voltage, and high and low sides of the power MOSFET on-resistance, which are tagged in Figures 0.6 and 0.7. For the calculation of the $H / L$ on-resistances, the drop voltages ( $V_{\text {drop }}=R_{o n-H} \times I_{O}$ ) in the waveform of Figure 0.4 are measurable. Then, the on-resistances can be calculated as $V_{\text {drop }} / I_{O}$.

## Switching loss

This loss is calculated in Sections "C" and "D" of the waveform, and the required parameters for calculation are the rise $t_{r}$ and fall $t_{f}$ times.

$$
\begin{equation*}
P_{S W-H / L}=\frac{1}{2} \times V_{I N} \times I_{O} \times\left(t_{r}+t_{f}\right) \times f_{S W} \tag{3}
\end{equation*}
$$

where $f_{S W}, t_{r}, t_{f}$ are the switching frequency, the high-/low-side MOSFET turn-on rise time, and the high-/low-side MOSFET turn-off fall time, respectively, and $V_{I N}$ and $I_{O}$ are tagged in Figure 0.6.

## Dead Time Loss

This loss is calculated in Sections "E" and "F" of the waveform, and the required parameters for calculation are the body-diode forward voltage and the dead times in rising $t_{D f}$ and falling $t_{D r}$. Although this loss is not great in this well-designed half bridge, it is the cause of shoot through and will burn the power MOSFETs in the half bridge because a short circuit is occurring between $V_{I N}$ and GND in this short time $\left(t_{D r}, t_{D f}\right)$ (Figure 0.6). In this design, the amount of current through power MOSFETs is approximately 60 mA , while in high voltage application, this current would be around some decades of Amperes. Therefore, the proposed dead time circuit is practical and useful for high voltage application in protecting expensive power MOSFETs and guaranteeing the functionality of converters.

$$
\begin{equation*}
P_{D}=\frac{1}{2} \times V_{D} \times I_{O} \times\left(t_{D r}+t_{D f}\right) \times f_{S W} \tag{4}
\end{equation*}
$$

where $V_{D}, t_{D r}$, and $t_{D f}$ are the low-side MOSFET body-diode forward voltage parameters, which are tagged in Figures 0.6 and 0.7.

## Gate Charge Loss

This loss is due to the left charge in the gate during the switching in which the important parameters are $C_{g-H}$ and $C_{g-L}$ (high- and low-side power MOSFET gate capacitances).

$$
\begin{align*}
P_{G} & =\left(Q_{g-H}+Q_{g-L}\right) \times V_{g s} \times f_{S W} \\
P_{G} & =\left(C_{g-H}+C_{g-L}\right) \times V_{g s}^{2} \times f_{S W} \tag{5}
\end{align*}
$$

where $Q_{g-H}, Q_{g-L}, C_{g-H}+C_{g-L}, V_{g s}, f_{S W}$ are the high-side MOSFET gate electric charge [C], the low-side MOSFET gate electric charge [C], the high-side MOSFET gate capacity [F], the low-side MOSFET gate capacity $[\mathrm{F}]$, the gate drive voltage [ V$]$, and the switching frequency [HZ].

## IC Operating Loss

This loss is due to the IC consumption current, which is denoted as $I_{C C}$ in Figure 0.6.

$$
\begin{equation*}
P_{I C}=V_{C C} \times I_{C C} \tag{6}
\end{equation*}
$$

where $V_{I N}$ and $I_{C C}$ are the input voltage and the IC consumption current tagged in Figure 0.6 .

## Various Topologies of Gate Driver for Different Power Converters

In [1] , an integrated Class E power amplifier (PA) is presented, and the operating frequency is $2.45 G H z$. This PA is implemented in a $0.18 \mu \mathrm{~m}$ CMOS process. Figure 0.8 shows the topology of this differential cascode Class-E PA with driver stages. In this design, the inductors are designed on-chip.

The measured efficiency of the presented differential PA is as high as $43.6 \%$. Figure 0.9.a shows the die micrograph of the PA, while Figure 0.9.b presents the simulated and calculated output powers, the drain efficiency, and the power-added efficiency against $V_{D D, P A}$ with and without a dynamic cascode bias (DCB). The circuit includes one output and two driver stages, where the output supply and the driver stages are different. In Figure 0.8, the $L_{d 1}$ and $L_{d 2}$ are on-chip inductors whose quality factor $(\mathrm{Q})$ at 2.45 GHz is 13 . In this design, $L_{s 1}$ and $L_{s 2}$


Figure 0.8: Topology of the differential cascode Class-E PA with driver stages [1].


Figure 0.9: (a) Die photo of the PA. (b) Simulated and calculated output power, drain efficiency (DE), and power-added efficiency (PAE) against $V_{D D}$, PA with and without dynamic cascode bias (DCB) [1].
are implemented partly with bond-wire and off-chip inductances. To implement the driver of this Class E PA, the first stage is realized by two inverters with resistive feedback. The second driver stage is implemented by leveraging a LC tank-loaded cascode amplifier to minimize power consumption and allow a sufficient high supply voltage, which is 2.0 V , to drive the Class E stage.

A Class D PA is presented in [2], and its topology is shown in Figure 0.10. In this design, the PA adaptively regulates its switching frequency to achieve optimal power efficiency across the


Figure 0.10: Topology overview of the class-D amplifier with $f_{S W}$ regulation [2].


Figure 0.11: (a) Measured different types of losses of designed Class-D PA, (b) Chip photograph of the class-D amplifier, the die measures $3.4 \mathrm{~mm} \times 2.5 \mathrm{~mm}$ [2].
full output power range. The PA is implemented in a $0.14-\mu m$ SOI BCD process. The PA achieves $93 \%$ efficiency at a 45 W output power and $>80 \%$ power efficiency down to 4.5 W . In this design, all types of loss are calculated based on the measured parameters, while the power output stage works with $80 \mathrm{~V}\left(V_{D D P}\right)$. The gate driver is supplied by an on-chip 3.3 V regulator $V_{D D}$. The gate drivers include a two-step level shifter, which can handle a supply bounce higher than the internal supply.

As shown in Figure 0.10, the proposed Class-D PA design includes a non-overlapping gate driver, which is controlled by peripheral circuits of switching frequency regulation and hysteretic feedback loop sections. Figure 0.11.a shows the different power losses versus the switch-


Figure 0.12: Block diagram of the proposed gate driver for GaN power switches [3].


Figure 0.13: Efficiency versus load power for the proposed driver in a (a) buck converter; (b) boost converter [3].
ing frequency. Among these losses, the gate driver loss $\left(P_{g}\right)$ results from charging/discharging the gate capacitance of MHS/MLS when turning MHS/MLS on/off. In [Buck/Boost], the gate driver for a buck/boost converter with optimal-point tracking dead-time control is presented in Figure 0.12. In this gate driver topology, two 3-level drivers, an up-level shifter, a down-level shifter, a dead-time control circuit, and a bootstrapping circuit are used to provide the appropriate functionality. This gate driver of GaN power switches is implemented with a $0.18-\mu m$ BCD process. The designed dead-time control circuit would tune the required delay for driving the GaN power switch depending on the load. The efficiency is respectively improved by $8.33 \%$ and $6.78 \%$ at light load in the buck and boost converter configurations due to the proper deadtime control circuit. The peak efficiencies of the $20^{\circ} 12 \mathrm{~V}$ (buck) and $12^{\sim} 18 V$ (boost) conversions are $86.37 \%$ and $84.39 \%$, respectively. Figures 0.13 a and 0.13 .b show the efficiency versus load power for the proposed driver in the buck and boost converter topologies, respectively.


Figure 0.14: Detailed overview of the proposed mixed-signal dead time control [4].


Figure 0.15: (a) Measured efficiency of the synchronous buck converter for a 12 V to 5 V conversion with an inductor of $10 \mu \mathrm{H}$ and conversion from 12 V to 1.8 V with an inductor of 500 nH (b) Microphotograph of the testchip, directly bonded to the PCB [4].

In [4], a buck converter with a predictive mixed-signal deadtime control at an $18-\mathrm{V}$ input voltage and a $10-\mathrm{MHz}$ operating frequency is presented. The peripheral block diagrams of the level shifter, the gate driver, and the PWM generator are included in the gate driver to obtain great performance from the buck converter. The converter is implemented in $180-n m$ high voltage BiCMOS technology. The proposed deadtime circuit reduces the total losses of the buck converter by $31 \%$, which results in a $5.3 \%$ efficiency improvement at $V_{I N}=18 \mathrm{~V}$, $V_{\text {OUT }}=5 \mathrm{~V}$, and $I_{\text {Load }}=0.45 \mathrm{~A}$. The measured peak efficiency of the implemented buck converter is as high as $81.2 \%$, with an efficiency improvement of $6 \%$ with deadtime control.

Figure 0.15.a presents the measured efficiency of the synchronous buck converter for a $12-V$


Figure 0.16: Schematic of the proposed QSW-ZVS boost converter with a custom-designed dynamic dead-time-controlled synchronous gate driver, and (b) equivalent circuit of the proposed boost converter [5].

Table 0.3: Examples of different power converter leveraging their gate drivers.

|  | [1] | [2] | [3] | [4] | [5] |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Results | Measured | Measured | Measured | Measured | Measured |
| Process | $0.18 \mu m$ CMOS | $0.14 \mu m$ SOI BCD | $0.18 \mu m \mathrm{BCD}$ | $0.18 \mu m$ BiCMOS | $0.50 \mu m$ CMOS |
| Power amplifier type | Class-E | Class-D | Buck/Boost | Buck | Boost |
| Switching frequency | 2.45 GHz | 0.5 MHz | 9 MHz | 1 MHz | 1 MHz |
| Input Voltage $V_{I N}$ | 2.4 V | 80 V | Buck:20-40V <br> Boost:12 - 20V | 18 V | $48-60 \mathrm{~V}$ |
| Output current/power | - - /20dBm | - - /45W | - | 45A/ - - | 0.86A/ - - |
| Power device | Si | Si | GaN | Si | Si |
| Efficiency | 43.6\% | 93\% | Buck:86.37\% <br> Boost:84.39\% | 81.2\% | 92.7\% |
| Efficiency Improvement | - | - | Buck:8.33\% <br> Boost:6.87\% | $6 \%$ | - |

to $5-V$ conversion with an inductor of $10 \mu H$ and a conversion from 12 V to 1.8 V with an inductor of 500 nH . Fig. 15 (b) shows the microphotograph of the test chip, which is directly bonded to the PCB. In [5] presents a gate driver for a boost converter with an onchip dynamic dead-time controller, as shown in Figures 0.16.a and 0.16.b. In this topology, the on-chip dynamic deadtime controller is developed to provide near-optimum dead time for the power FETs during switching transitions under different output voltage and load current conditions to achieve zero voltage switching (ZVS) with minimal body diode conduction loss for the power FETs. The gate driver is implemented with a $0.5-\mu m$ high voltage CMOS process.

The proposed boost converter provides an output voltage of 150 V . The peak power efficiency of the proposed converter is $92.7 \%$ at the switching frequency of 1 MHz .

## Contributions

In this research, we proposed, designed, and implemented different required building blocks of drivers for power converters, including a level-up shifter, a level-down shifter, and a deadtime generator circuit, to address various challenges of power converters. Conventional power converters suffer from different types of losses in addition to the low- and high-side propagation delay mismatch. Therefore, new schemes must be proposed and novel circuits must be designed to achieve an efficient power converter, which can be achieved by overcoming different losses and reducing the propagation delay mismatch between the low and high sides. Designing high density converters with high-efficiency performance will reduce the size and cost in addition to the power loss. In this work, the necessary circuits for the gate driver in power converter applications are designed toward increasing the power efficiency and density. Power converters have seven types of losses, and four of them, including the switching, dead-time, power switch output capacitance, and gate charge losses, are time-dependent. The deadtime circuit is an essential part of the gate driver that could reduce or remove time-dependent losses. In power converters, dead-time loss becomes a serious issue as the operating frequency increases. Sufficient deadtime is required to avoid short circuit between the converter's supply $V_{I N}$ and GND to decrease the loss and increase the reliability and stability of power converters. Meanwhile, a large deadtime leads to high reverse conduction loss, which is critical in GaN high-electron-mobility transistors (HEMTs) due to the high voltage drop of the reverse conduction through the 2-D electron gas (2DEG). In some conventional applications, a fixed deadtime is utilized. However, the amount of deadtime depends on the $I_{\text {Load }}$ or $V_{I N}$ of the power converters. The deadtime required by the power converter increases with the VIN and decreases as the $I_{\text {Load }}$ increases. Thus, in applications exploiting fixed deadtimes with varying $I_{\text {Load }}$ or $V_{I N}$, the fixed deadtime must be long enough at the lowest $I_{\text {Load }}$ or high $V_{I N}$ to avoid short circuit, which will produce a large reverse conduction loss at high $I_{\text {load }}$ or low $V_{I N}$. Meanwhile, power converters with symmetric tunable deadtimes show a higher efficiency than fixed deadtime-based converters. However, the required deadtimes for the low and high sides of converters vary because the high-side power switch is under hard switching while the low-side one is under soft switching operation. Indeed, the asymmetric tunable deadtimes for the low and high sides of converters must be efficiently designed for power converters. In this research, we propose and designed an asymmetric deadtime generator for half bridges that reduces the total loss of the implemented half bridge by $40 \%$. In addition, we mathematically proved that an optimum deadtime exists for power converters and derived the equation for optimum deadtime for a typical buck converter. The deadtime obtained by the derived equation is compared with the simulation and experimental results in the implementation of a buck converter, showing high consistency. Level-up and -down shifters are two other essential blocks of gate drivers that must be well designed for power converters to function correctly. High-performance level shifters with minimized propagation delay, static, and dynamic power consumptions must have energy-efficient power converters.

The summary of this dissertation's contributions are as follows:

- Proposal of a novel topology of a high-performance level-up shifter for the gate drivers of power converters. In our design, the main parameters of the level shifter, including propagation delay, static and dynamic power consumptions, and conversion range, are improved significantly compared to those of other solutions.
- Introduction of a new low loss half bridge using a custom integrated CMOS nonoverlapping signal generator and off-the-shelf electronic components. The total loss of the implemented half bridge with our proposed circuit is decreased by $40 \%$ compared to that of the half bridge without our chip. The fabricated chip is successfully validated with a $45-\mathrm{V}$ input $1-\mathrm{MHz}$ half bridge with a RL load where the efficiency is $82 \%$ and input power is 7.2 W .
- Development of a new structure for a single-supply reconfigurable multiple-level downshifter to receive the signal from the high voltage side of the data bus network and provide the appropriate signal that is compatible with the low voltage side circuits, such as FPGA and MCU. The output of this design is reconfigurable to provide a signal with amplitudes of $1.2-V, 1.8-V$, and $2.5-V$ for different families of processors with different core supplies.
- Proposal and realization of an energy-efficient buck converter with variable $V_{I N}$ and $I_{\text {Load }}$ using a custom integrated CMOS reconfigurable asymmetric optimum deadtime generator and off-the-shelf components. In this design, the efficiency of the designed buck converter is improved by $12 \%$ at $P_{O U T}=50 \mathrm{~mW}$ compared to that of a fixed deadtime generator. In addition to the novel circuit, the new approach to providing optimum deadtime for a typical buck converter relies on mathematical analysis.


## Thesis Outline

The thesis is organized as follows. In Chapter 2, the proposed 7.6-ns delay subthreshold level-shifter leveraging parasitic capacitance voltage-controlled current source is introduced by describing the design, implementation, and experimental results. Chapter 3 presents an active dead-time control circuit with timing elements for a $45-\mathrm{V}$ input $1-\mathrm{MHz}$ half-bridge with $P_{I N}=7.2 \mathrm{~W}$ converter to achieve a low-loss power converter. Chapter 4 describes a reconfigurable single-supply multiple-level down-shifter for system-on-chip applications, which is practical for the realization of a receiver for a data bus. In Chapter 5, a 9.2-ns to 1us digitally controlled multi-tuned deadtime optimization for efficient GaN HEMT power converters is presented, elaborating on the circuit implementation, mathematical analysis, and experimental results as proof of concept. Finally, conclusions are drawn in the last chapter, and the aspects that require further exploration and improvement are presented.

## Chapter 1

## Methodology

### 1.1 Data-bus Requirements Summary

This research and development project is a collaborative work with an industrial partner. The partner requires a reconfigurable data bus for the implementation of a compact sensor interface. To implement the tunable data bus, a reconfigurable transmitter $\left(T_{x}\right)$ and a tunable receiver $\left(R_{x}\right)$ must be proposed to communicate with a FPGA for data processing. Figure 0.3.d shows a simplified data bus and its connection with the FPGA using a $T_{x}$ and a $R_{x}$. These types of generic data buses ${ }^{1}$, presented in 1966 and then revised in 1983, provides some different wiring topologies; consist of a serial, twisted shielded pair interface. In one of these data buses, the standard low and high transmission bit-rates are 12.5 kbps and 100 kbps respectively. Since in the transmission data bus the equivalent impedance of shielded twisted pair cable is around $78 \Omega$, the $T_{x}$ output impedance should be $75 \Omega \pm 5 \Omega$ and equally divide between Line A and Line B for getting a proper matching between the lines and $T_{x}$. In the other side, the $R_{x}$ must have an equivalent input impedance of $8 k \Omega$ minimum. Twisted lines A and B provide a RL equivalent circuit that depends on the length of the lines, and various R and L values will be loaded (variable $I_{\text {load }}$ ) in the $T_{x}$ output. In addition, the industrial partner requires the supply ( $V_{I N}$ ) of $T_{x}$ to be variable $(12 V-24 V)$. Therefore, a reconfigurable $T_{x}$ must be designed to accommodate variable $V_{I N}$ and $I_{l o a d}$. The $R_{x}$ is responsible for receiving data from the bus as the high-voltage side and delivering the data to the FPGA, which is in the low-voltage side. The $R_{x}$ output must be reconfigurable to deliver data with different amplitudes to be able to communicate with different families of the FPGA with various core supplies.

[^0]
### 1.2 Links between Chapters and Contributions

For the $T_{x}$ implementation, we propose and fabricated a custom integrated circuit with novel circuit techniques to present an energy-efficient power converter. A critical challenge in the gate drivers of power converters is the propagation delay mismatches between the high- and low-side gate drivers that lead to additional loss in power converters. This challenge is encountered because the number of blocks for realizing the high side of gate drivers is more than that for the low side blocks. Furthermore, the high-side circuits are working under a higher voltage than the low-side circuits. Thus, the high voltage transistors in the high-side circuits are associated with a large parasitic capacitance, which increases the propagation delay. Therefore, providing a high-performance level shifter for the high-side blocks with a minimized propagation delay would help minimize the effect of propagation delay mismatches. We proposed a novel scheme which is uses a voltage controlled current source, a circuit with three n-channel MOSFETs, one CMOS input inverter, and one CMOS output buffer to provide a fast response time. Chapter 2 describes the proposed level shifter and proof of the concept with mathematical analysis and experimental results. Power converters in which superimposed power switches are employed for their topologies suffer from an adverse phenomenon named shoot-through, which produces a large switching loss and consequently decreases the power efficiency significantly. Indeed, addressing this deleterious issue would boost the performance of power converters. Our proposed non-overlapping signal generator for the $T_{x}$ part removes shoot-through and consequently decreases the total loss significantly. This custom integrated circuit is validated by a half bridge and presented in Chapter 3 by details.

For realizing the tunable $R_{x}$, we proposed and implemented a reconfigurable single-supply multiple-level down shifter to serve as an appropriate interface between the data bus and the FPGA. The proposed technique uses a diode connected circuit structure, a current source, five transmission gates, a diode-supercapacitor combination, and input/output buffers to implement this reconfigurable level-down shifter. Given the interface role of this circuit, a short propagation delay and a low power consumption are advantageous. Chapter 4 reflects the implementation of the proposed novel level-down shifter as Rx part of data bus network.

A reconfigurable gate driver to support power converters with variable input voltage $V_{I N}$ and output current $I_{\text {OUT }}$ is one of the asked parameters by our industrial partner to be used for Tx part of data bus network. The most frequently used power switches for implementing power converters are Si MOS, SiC MOS, and GaN transistors. A Figure of Merit $(F o M)=$ $Q_{O S S} . R_{O N}$ is recommended as the advantage of GaN over Si or $\mathrm{SiC}\left(Q_{O S S}\right.$ and $R_{O N}$ are the output capacitor charge and on-resistance of the power switch, respectively). Furthermore, the GaN transistor does not suffer from reverse recovery loss due to the absence of a body diode and has lower gate charge and output capacitance than Si or SiC . In addition, the power density of the GaN power switch is significantly higher than that of Si or SiC . For example, EPC2012 as a part number of the GaN power switch can tolerate up to 200 V and 3 A in


Figure 1.1: Links between proposed circuits in each chapter and whole project.
the $0.9 \mathrm{~mm} \times 1.7 \mathrm{~mm}$ dimension. However, GaN devices typically exhibit a higher power loss during deadtime than Si or SiC due to their higher reverse conduction voltage (e.g., $V_{S D}$ of 2.0 V at 10 A for LMG5200 compared to $\sim 1 \mathrm{~V}$ for Si MOSFETs). Therefore, employing GaN power switches is reasonable for achieving high power density in power converter design.

To satisfy this requirement, a tunable deadtime circuit is proposed and included in conventional gate drivers. Indeed, when the $V_{I N}$ or $I_{O U T}$ of a power converter is variable, different deadtimes for the high and low sides are needed to produce an efficient converter. Chapter 5 presents a 9.2 -ns to 1 -us digitally controlled multi-tuned deadtime optimization for efficient GaN HEMT power converters with variable $V_{I N}$ and $I_{\text {Load }}$ as $T_{x}$ part. Figure 1.1 shows the role of each paper in the project and their connections together.

### 1.3 Conclusion

In each chapter of this dissertation, one building block of $T_{x}$ or $R_{x}$ is discussed in detail. Postlayout simulation, mathematical analysis, and experimental results are provided as proof of the concept of the proposed circuit functionality. Literature review is performed for each building block in the beginning of each chapter in addition to the literature review of the different power converter applications in the introduction of this dissertation. All the building blocks of $T_{x}$ and $R_{x}$ are implemented in AMS $0.35 \mu m$ technology with novel circuits. The achieved results are presented in highly ranked conferences and journals. The specifications and characteristics of some of the different power converters for various applications are compared in Table 0.3 at the end of the thesis introduction. Furthermore, at the end of each chapter, the performance of the proposed novel circuit for the different $T_{X}$ and $R_{X}$ parts is compared with that of state-of-the-art circuits.

## Chapter 2

## A 7.6-ns Delay Subthreshold Level-Shifter Leveraging Parasitic Capacitance Voltage-Controlled Current Source

### 2.1 Résumé

Une nouvelle méthode de décalage de niveau qui utilise une nouvelle approche basée sur une source de courant commandée en tension à capacité parasite est présentée pour minimiser le délai de propagation et maximiser la plage de conversion de tension. Ce nouveau schéma utilise un circuit optimisé comprenant une source de courant dépendante, un circuit composé de trois MOSFET à canal N interconnectés (TnM), un inverseur d'entrée CMOS et un tampon de sortie CMOS pour fournir un temps de réponse rapide. Notre méthode utilise les capacités parasites équivalentes d'un circuit TnM pour augmenter le niveau d'un signal d'entrée avec une amplitude allant de niveaux de tension sous-seuil à +3.0 V . Le circuit de décalage de niveau (LS) fabriqué en technologie CMOS à $0.35 \mu \mathrm{~m}$ occupe une surface de silicium de seulement $25 \mu m \times 25 \mu m$. Le LS présente des délais de propagation de montée et de descente mesurés de 4 et $11.2 n s$, respectivement. Les résultats mesurés démontrent le fonctionnement du circuit présenté sur une large gamme de fréquences allant de 1 à 130 MHz . Le circuit fabriqué consomme 31.5 pW de puissance statique et 3.4 pJ d'énergie par transition à $1 \mathrm{kHz}, V_{D D L}=$ $0.8 V$, et une charge capacitive de $C_{L}=0.1 p F$.

### 2.2 Abstract

A novel level shifting method that uses a new approach based on a parasitic capacitance voltage controlled current source is presented to minimize the propagation delay and maximize the
voltage conversion range. This new scheme uses an optimized circuit including a dependent current source, a circuit made of three interconnected n-channel MOSFETs (TnM), one CMOS input inverter, and one CMOS output buffer to provide a fast response time. Our method utilizes the equivalent parasitic capacitances of a TnM circuit to increase the level of an input signal with an amplitude ranging from subthreshold voltage levels to +3.0 V . The level shifter (LS) circuit fabricated in $0.35 \mu m$ CMOS technology occupies a silicon area of only $25 \mu m \times 25 \mu m$. The LS shows measured rising and falling propagation delays of 4 and 11.2 ns, respectively. The measured results demonstrate the operation of the presented circuit over a wide frequency ranging from 1 to 130 MHz . The fabricated circuit consumes 31.5 pW of static power and $3.4 p J$ of energy per transition at $1 k H z, V_{D D L}=0.8 V$, and capacitive load of $C_{L}=0.1 p F$.

### 2.3 Introduction

Level shifters (LSs) are key circuits in numerous microelectronic systems including system-on-chip (SoC) and complex system-in-package (SiP) devices $[29 ; 30 ; 9 ; 31]$. These circuits are used to translate one signal level to another, allowing signals to be properly transferred across supply voltage domains $[32 ; 33 ; 34]$. High-performance telecommunication systems require high-speed level shifter circuits consuming as low power as possible. Low-power applications, such as peripheral modules for the Internet of Things or implantable medical devices, working at medium or low frequency, often use subthreshold circuits to decrease static and dynamic power consumption by orders of magnitude $[35 ; 36 ; 37]$. Energy-efficient circuit designs using subthreshold operations are well suited for these applications that do not need fast circuits operation [38; 39]. High-performance subthreshold LSs are necessary in these low-power applications [40; 41].

Different voltage levels are frequently used inside the various building blocks of SoCs [17; 42; 43; 9]. Using multiple technologies operating at various supply voltages within the same SiP decreases the fabrication cost and the power consumption [44;45;46]. Emerging technologies are highly optimized to improve performance; hence, using them in SiP is advantageous but expensive $[47 ; 48]$. Therefore, robust technologies using higher supply voltage technologies can cohabit with lower supply voltages to accommodate both high-speed high-performance and low-power non-critical blocks in the same $\operatorname{SiP}[49 ; 50 ; 51 ; 52 ; 53 ; 54]$.

Figure 2.1.a illustrates the basic structure of a conventional current mirror-based LS (CBLS). Different techniques and innovations have been proposed to improve the main parameters of CBLSs, including propagation delay (Figure 2.1.b), static and dynamic power consumption, and dynamic conversion range $[55 ; 56 ; 57 ; 58 ; 59 ; 60 ; 6 ; 61]$. This circuit has less contention than the latch-based LS [54]. However, it can exhibit a large static short-circuit current when the input pulse intensity is high (Figure 2.1.a), which can significantly increase the power


Figure 2.1: Simplified level shifter circuit schematic: (a) basic structure of current sourcebased LS, (b) propagation delay between input and output signals.


Figure 2.2: Different CBLS: (a) CBLS Current source with logic error detection circuit [6], (b) Two stage CBLS [7], (c) CBLS with correction circuit [8].
consumption.
In [6], a logic error detection circuit for near-threshold operation is used to enhance the performance of CBLS as shown in the Figure 2.2.a. In this schematic, the level shifting part includes $M_{P 1}-M_{P 4}, M_{N 1}$, and $M_{N 2}$, while the logic error detection part consists of $M_{P 5}$, $M_{P 6}$, and $M_{N 3}-M_{N 5}$. Although this LS was implemented in a CMOS $14-n m$ process using minimum transistor sizes, a two-stage topology resulted in a rather long propagation delay and narrow conversion range.

The CBLS reported in [7] (Figure 2.2.b) uses the n-type MOSFET $M_{N 4}$ to minimize the static current. However, utilizing 15 transistors to implement the LS can result in a larger circuit area. This CBLS also uses a substantial amount of power, and the feedback loop lengthens the propagation delay.

The CBLS presented in [8] uses a digital circuit based on error correction, as shown in Figure 2.2.c, to overcome the limitations of conventional LSs. However, the presented LS suffers from significant contention in nodes OUT and Y. The contention is due to the superimposition of $M_{P 6}$ with $M_{N 8}$ at the output node on the right-hand side and $M_{P 1}$ with $M_{N 3}$ on the lefthand side. The circuit in [8] also suffers from a similar problem like the LS circuit in [7]. The
drawbacks associated with this topology are a long propagation delay due to the feedback loop and a bulky area. Since the circuits shown in Figures 2.2.b and 2.2.c operate as dual-stage circuits, their total speed is limited due to the resulting long propagation delay.

In this paper, a novel subthreshold LS circuit based on a voltage controlled current source (VCCS) combined with the equivalent parasitic capacitance of three interconnected n-channel MOSFETs (TnM) is presented to shift the signal level up with a shorter propagation delay, a wider conversion range, and a lower power consumption in low-power subthreshold building blocks compared to other solutions. In this circuit, the current source supplies the needed current to the TnM within the given operating period, while the TnM converts the obtained current from the VCCS to a voltage level greater than the input pulse level. A feedback mechanism is designed to provide the amount of current for the TnM and keep the LS in the sleep mode after the transition times which minimizes the total power consumption (TPC). The efficient design of TnM helps in fast charge/discharge of its equivalent parasitic capacitance, resulting in minimized propagation delay (PD). Developing the VCCS and TnM also maximizes the conversion range ( CR ) compared to other LS circuit solutions.

The remaining sections of this article are organized as follows. The configuration and the operating principle of the proposed LS circuit is presented in Section 2.4. The implementation of the circuit, mathematical discussion, and the post-layout simulation results are brought in Section 2.5. The measured performance of the LS chip prototype is arranged in Section 2.6. The obtained results are discussed and compared with that of similar designs in Section 2.7, and the conclusion is given in Section 2.8.

### 2.4 Proposed LS Architecture and Operation

The proposed LS is constructed based on a current mirror structure, so it benefits from the high impedance of its output node and good matching capability. A feedback network circuit is employed to control the current supplied to a modified current mirror-based LS (MCLS) (Figure 2.3.a). The latter realize the main part of the level shifting section, which consists of three MOSFETs that are efficiently connected to each other to provide an equivalent parasitic capacitance $C_{p}$ at node $V_{A}$ (Figure 2.3.c). This topology reduces the consumed energy, propagation delay, and the expansion of the conversion range.

In Figure 2.3.a, the variable $V_{A}$ corresponds to the voltage of an important circuit node that is later used to produce the control voltage $V_{C}$, as illustrated in Figure 2.3.c. The voltage variation $\left(\Delta V_{A}\right)$ is measured by the feedback network and converted into a current variation $\left(\Delta I_{A}\right)$. Then, $\Delta I_{A}$ is subtracted from the main mirrored current $I$. Finally, the rest of the current $I_{1}$ is delivered by the MCLS. Therefore, when $\Delta I_{A}=I$, the feedback network completely shuts down the system. Consequently, the average corresponding power consumption of the area shown in green in Figure 2.3.b is saved.


Figure 2.3: General block diagram of the proposed CBLS: (a) Operation of the feedback part, (b) Potential of $V_{A}$ with and without feedback network, and (c) Simplified proposed LS.

However, converting $V_{A}$ to $V_{D D H}$ using a buffer can consume as much power as the energy saved by the feedback mechanism, as shown in Figure 2.3.b. The equivalent parasitic capacitances in node $V_{A}$ are significantly bigger than those in the subsequent stages due to the TnM subblock (Figure 2.3.c). Therefore, the feedback network must control the voltage of this critical node $V_{A}$. The controlled charge/discharge of the large parasitic capacitance in node $V_{A}$ gradually shifts the level of the applied signal. Then, the output buffer in the lower-strength nodes transforms the enhanced signal at node $V_{A}$ into $V_{D D H}$ with minimal contention. The TnM provides a simplified topology designed to efficiently exploit the parasitic capacitance of the MOSFETs. Accordingly, this process of converting the input signal into $V_{D D H}$, thanks to TnM and the feedback network, significantly improves PD, TPC, and the conversion range compared with other implementations. Furthermore, the closed-loop negative feedback regulates the current delivered to the TnM to minimize any unnecessary power consumption.

The circuit operation is illustrated in Figure 2.3.c. The voltage-controlled current source (VCCS) supplies a variable current to the TnM and produces a voltage $V_{A}$, which helps to generate the control voltage $V_{C}$ of the feedback circuit. Finally, $V_{A}$ is amplified through two inverters to buffer the signal and generate $V_{D D H}$. In Figure 2.3.c, the equivalent parasitic capacitance at node A is denoted $C_{p}$.

The advantages of the presented wide conversion range LS are summarized as follows:

1. A VCCS and a TnM are used to progressively increase the input signal level. Therefore,


Figure 2.4: Implementation and operation of the proposed LS: (a) Transistor level realization, (b) LS operation when $I N=" 1$ ", and (c) LS operation when $\mathrm{IN}=$ " 0 ".
the opposition between the strong pull up and the weak pull down is completely removed, resulting in significant improvements in $\mathrm{PD}, \mathrm{CR}$, and TPC.
2. In contrast with the conventional current mirror-based LS, wherein the quiescent current harms the LS performance, the feedback part of the circuit in this presented LS design permits the circuit to work only during the necessary time intervals. During off periods, the LS is placed in stand-by mode, thereby significantly decreasing the leakage current and the static power.
3. Our topology uses one effective stage to raise the signal intensity, rather than two or more, resulting in reduced propagation latency.
4. The presented circuit utilizes a large transistor on the low side of the current mirror to address the weak pull down issue associated with the low $V_{D D L}$. This allows converting the low amplitude signal into a pulse of amplitude $V_{D D H}$. Consequently, the circuit is suitable for use in the subthreshold region.
5. The presented circuit uses fewer transistors compared with conventional CBLS circuit implementations, resulting in area saving.

### 2.5 Circuit Implementation and Simulation

The detailed description of the proposed LS circuit implementation is presented in Figure 2.4.a. It consists of several subblocks, including a TnM, a feedback network, a VCCS, an input inverter, and an output buffer.

### 2.5.1 Circuit Description

In the presented LS circuit illustrated in Figure 2.4.a, the input signal (IN) is applied to the nchannel MOSFET MN1, and the voltage $V_{A}$, which is in-phase with IN, is applied to the gates of MP1 and MP2 (p-type MOSFETs, superimposed with MN1 to cut off the static current).

Accordingly, this circuit is allowed to operate only within the duration of the delay between the input and output signal (propagation delay). Otherwise, $V_{A}$ turns off MP1 and MP2 to avoid the flow of current $I_{1}$ to TnM (standby).

The role of the TnM composite MOSFET made of MN2, MN3, and MN4 is to shift the level of the input voltage upward by providing a dynamic equivalent capacitor, the value of which depends on the value of IN, charged by VCCS at node $V_{A}$. When IN="1", the VCCS charges $C_{p}$. When $\mathrm{IN}=$ " 0 ", the TnM discharges $C_{p}$ without the need for extra switches. In contrast of using a fixed capacitor (e.g. a metal-to-metal capacitor or a fixed parasitic capacitor) to charge $V_{A}$, this scheme provides a dynamic capacitor value at node $V_{A}$, the value of which depends on the operating region of MP2, MP4, MN2, MN3, and MN4. When IN="1", the voltage V A increases and puts MP2 and MP4 in the triode region. In this case, the value of $C_{p}$ decreases and so do the dynamic power consumption and the delay. When $\mathrm{IN}=$ " 0 ", the voltage $V_{A}$ decreases and puts MN2, MN3, and MN4 in the triode region. In this case, the value of $C_{p}$ reduces and so do the dynamic power consumption and the delay [37]. In contrast to using a fixed capacitor at node $V_{A}$, the TnM dynamically controls the value of the distributed parasitic capacitance $C_{p}$ according to the transient value of the input pulse (IN) when it is charged by VCCS and discharged through the MN2, MN3, and MN4. It will be shown in the next sections that using a dynamic parasitic capacitor provided by the TnM at node $V_{A}$, compared to a fixed capacitor, allows this LS design to operate in subthreshold region while providing same delay and a wide conversion range compared to a LS working in strong inversion and consuming more power.

When IN is high, the current flows through the p-channel transistors (MP2 and MP4) to charge the equivalent parasitic capacitance in node A. Accordingly, the voltage node $V_{A}$ changes meanwhile. The voltage node $V_{A}$ changes till MP1 and MP2 enter the cutoff region. Consequently, the flowing current "I" decreases. Eventually, the voltage node $V_{A}$ is conveyed to $V_{D D H}$ by the output buffer. The circuit operation when $\mathrm{IN}=\mathrm{"} 1 \mathrm{l}$ is illustrated in Figure 2.4.b. In contrast, MN2 and MN3 turn on, and MN4 turns off when $\mathrm{IN}=$ " 0 ". Consequently, the available charged equivalent parasitic capacitance from the latter state at node A is discharged by the branch made by MN2 and MN3. Thus, the voltage $V_{A}$ instantly discharge nearly to zero. The circuit returns to sleep mode when MN1 is turned off. The circuit operation when $\mathrm{IN}=$ " 0 " is illustrated in Figure 2.4.c.

The produced current from MN1 must be mirrored to TnM in the proposed topology to shift up the output voltage. However, the current flowing into MP2 and MP4 depends on the $V_{S G}$ of MP2. The gate voltage of MP2 increases when the $V_{A}$ increases gradually, whereas the drain of MP2 decreases. Accordingly, the $V_{S G}$ and $V_{S D}$ of MP2 and MP4 decrease, respectively. The dependent current of VCCS flows into TnM. Consequently, the voltage node A increases. This way, the $V_{S G}$ of MP2 and the $V_{S D}$ of MP4, which corresponds to $V_{C}$ (Figure 2.3.c), create a well-controlled voltage to turn-off MP2 and MP4, preventing extra current delivery to TnM,

Table 2.1: Transistor sizes of the Proposed LS in Figure 2.4.

| Parts | Components | Values $(\mu m)$ |
| :--- | :---: | :---: |
| Input inverter | NMOS | $\mathrm{W} / \mathrm{L}=1.5 / 0.35$ |
|  | MN1 | $\mathrm{W} / \mathrm{L}=1.5 / 0.35$ |
|  | $\mathrm{WP} / \mathrm{L}=10 / 0.35$ |  |
|  | $\mathrm{~W} / \mathrm{W} / \mathrm{L}=10 / 0.35$ |  |
| VCCS | PM2 | $\mathrm{W} / \mathrm{L}=0.4 / 0.35$ |
|  | PM3 | $\mathrm{W} / \mathrm{L}=0.4 / 0.35$ |
|  | PM4 | $\mathrm{W} / \mathrm{L}=0.4 / 0.35$ |
|  | MN2 | $\mathrm{W} / \mathrm{L}=1.5 / 0.35$ |
| TnM | MN3 | $\mathrm{W} / \mathrm{L}=1.5 / 0.35$ |
|  | MN4 | $\mathrm{W} / \mathrm{L}=0.4 / 0.35$ |
| Output buffer | PMOS | $\mathrm{W} / \mathrm{L}=0.4 / 0.35$ |
|  | NMOS | $\mathrm{W} / \mathrm{L}=0.4 / 0.35$ |



Figure 2.5: The circuit diagram of the TnM with all its parasitic capacitances, (b) The equivalent parasitic capacitance charged by a current source, (c) Voltage across $C_{P}$, (d) Simplified circuit of output buffer, (e) Transfer function of a buffer.
and decreasing extra power consumption. The feedback network saves a considerable amount of energy at each cycle, as highlighted in Figure 2.3.b. Table 2.1 shows the dimensions of all transistors used in the presented LS circuit shown in Figure 2.4.a.

### 2.5.2 TnM Circuit Analysis and Equivalent Capacitor

The circuit diagram of the TnM with all its parasitic capacitances is illustrated in Figure 2.5.a. The effective equivalent parasitic capacitance $C_{p}$ at node "A" is the sum of the capacitance seen from the drain of TnM ( $C_{e q-T n M}$ in Figure 2.5.a)), the drain of MP4 $C_{d M P 4}$, and the input capacitances of the output buffer $C_{e q-B u f f e r}$. Thus, the total equivalent parasitic capacitor seen at node "A" is nonlinear and depends on the region of operation of the MOSFET. Figure 2.5.b presents the simplified circuit of the output buffer and the schematic of an inverter with
its parasitic. $C_{d M P 4}, C_{e q-B u f f e r}$, and $C_{e q-T n M}$ are detailed in 2.1. $C_{p}$ is the summation of these capacitances.

$$
\begin{align*}
& C_{d M P 4}=C_{d s M P 4}+C_{d g M P 4}  \tag{2.1}\\
& C_{e q-B u f f e r}=C_{g s p}+C_{g d p}+C_{g d N}+C_{g s N} \\
& C_{e q-T n M}=C_{d s M N 4}+C_{g d M N 4}+C_{d s M N 2}+C_{g d M N 2} \\
& C_{p}=C_{e q-T n M}+C_{e q-B u f f e r}+C_{d M P 4}
\end{align*}
$$

Overall, simulations are necessary to obtain an accurate estimation of the total parasitic capacitance seen at a specific node. A model is based on the equation of the capacitance charged by a current source, as shown in Figure 2.5.c. In this model, the voltage across the capacitance $C_{p}$ is given by 2.2 , where V is the voltage developed across capacitor C p during the time interval T , as shown in Figure 2.5.d, and $i_{C p}$ is the current flowing through $C_{p}$.

$$
\begin{equation*}
V=\frac{1}{C_{P}} \int_{0}^{T} i_{C_{P}}(t) d t \tag{2.2}
\end{equation*}
$$

Simulation can be performed to precisely determine the value of the equivalent parasitic capacitance at node "A" in the circuit shown in Figure 2.4.a.

In the proposed circuit, the capacitance value seen at node "A" can vary because the amount of current delivered to node "A" depends on the operating region of MP2 over different time intervals. When $V_{A}$ is zero, MP1 and MP2 are in their saturation regions. Therefore, the values of $\mathrm{C} p$ can be obtained by

$$
\begin{equation*}
I=i_{S D_{M P 2}}=\mu_{P} C_{O X} \frac{W}{2 L}\left(V_{S G_{M P 2}}-\left|V_{t h p}\right|\right)^{2}\left(1+\lambda V_{S G_{M P 2}}\right)=C_{P} \frac{d V_{A}}{d t} \tag{2.3}
\end{equation*}
$$

Equation 2.3 is valid only at startup. Afterward, when IN changes to " 1 ", the gate voltage of MP2 and the drain voltage of MP4 boost by increment of $V_{A}$ gradually, forcing MP2 to enter in the triode region. Therefore, $i_{S D_{M P 2}}$ in 2.3 is substituted by

$$
\begin{equation*}
i_{S D_{M P 2}}=\mu_{P} C_{O X} \frac{W}{L}\left[\left(V_{S G_{M P 2}}-\left|V_{t h p}\right|\right) V_{S G_{M P 2}}-0.5\left(V_{S G_{M P 2}}\right)^{2}\right]\left(1+\lambda V_{S G_{M P 2}}\right) \tag{2.4}
\end{equation*}
$$

Finally, MP2 enters the cutoff region, $i_{S D_{M P 2}}$, and the circuit shuts down when V A further increases. The current delivered to TnM by MP2 and MP4 follows three steps. At the beginning, the current is modeled by the equation of the drain current of MP2 when it is in the saturation region. Then, the current is modeled by the equation of the drain current of MP2 when it is in the linear region. Finally, the delivered current is equal to zero in the


Figure 2.6: Equivalent circuit of the presented LS circuit when $\mathrm{IN}=$ " 0 ".
cutoff region of MP2. However, the current flowing through TnM during these three regions produces a Gaussian waveform described by:

$$
\begin{equation*}
I_{T n M}(t)=\frac{1}{\sigma \sqrt{2}} e^{\frac{-(t-m)^{2}}{2 \sigma^{2}}} \tag{2.5}
\end{equation*}
$$

where $\sigma$ is standard deviation, $m$ is mean value, and $t$ represents the time. The amplitude of the flowing current equals $\frac{1}{\sigma \sqrt{2}}$, and the operating time of the circuit equals approximately $m / 2$. The LS circuit operation during the transition times and the transfer function of the output buffer must be analyzed to derive the propagation delay formula. The $V_{O}$ as a function of $V_{A}$ (input of buffer voltage) is plotted in Figure 2.5.e. In this voltage transfer characteristic, $V_{M}$ is the switching threshold. Thus, the output of the presented LS changes when $V_{A}$ reaches $V_{M}$. Therefore, when $\mathrm{IN}=$ " 1 ", to extract the rising propagation delay $t_{p r}$ from 2.2, we replace $i_{C p}(t)$ by $I_{T n M}(t)$ describe by 2.4. In this way, 2.2 can be rearranged as follows where $V=V_{A}$

$$
\begin{equation*}
V_{A}=\frac{1}{C_{P}} \int_{0}^{T} \frac{1}{\sigma \sqrt{2}} e^{\frac{-(t-m)^{2}}{2 \sigma^{2}}}(t) d t \tag{2.6}
\end{equation*}
$$

The proposed LS is allowed to work only during the propagation delay; therefore, the integral bounds of 2.6 are from $t_{0}$ to $t_{0}+t_{p r}$, where $t_{0}$ indicates the exact start time of the LS input signal (IN) going up and the $t_{0}+t_{p r}$ shows the moment that the $V_{A}$ increases to reach $V_{M}$. Thus, replacing $V_{A}$ by $V_{M}$ in 2.6 and evaluating this integral over the rising propagation delay $t_{p r}$ yields

$$
\begin{equation*}
V_{A}=V_{M}=\frac{1}{C_{P}} \int_{0}^{t_{0}+t_{p r}} \frac{1}{\sigma \sqrt{2}} e^{\frac{-(t-m)^{2}}{2 \sigma^{2}}}(t) d t \tag{2.7}
\end{equation*}
$$

Which can be approximated using Simpson's rule.

$$
\begin{equation*}
V_{M}=\frac{1}{C_{P}} \cdot \frac{\left(t_{0}+t_{p r}\right)-t_{0}}{6} \cdot\left[I_{T n M}\left(t_{0}\right)+4 I_{T n M}\left(\frac{2 t_{0}+t_{p r}}{2}\right)+I_{T n M}\left(t_{0}+t_{p r}\right)\right] \tag{2.8}
\end{equation*}
$$

Replacing dt by a time interval $\Delta t$ in 2.3 yields

$$
\begin{equation*}
\Delta t \cdot i_{S D_{M P 2}}=C_{P} \cdot \Delta V_{A} \tag{2.9}
\end{equation*}
$$

where $\Delta V_{A}$ is the variation of $V_{A}$ over the time interval $\Delta t$. The value of $C_{p}$ is determined by

$$
\begin{equation*}
C_{P}=\frac{\Delta t \cdot i_{S D_{M P 2}}}{\Delta V_{A}} \tag{2.10}
\end{equation*}
$$

In 2.10, the value of $i_{S D_{M P 2}}$ depends on the region of operation of MP2. $i_{S D_{M P 2}}$ can be calculated using 2.3 when the MP2 is in saturation and using 2.4 when it is in triode regions. The propagation delay $t_{p}$ is then derived as follows:

$$
\begin{equation*}
t_{p r}=\frac{6 C_{P} V_{M}}{I_{T n M}\left(t_{0}\right)+4 I_{T n M}\left(\frac{2 t_{0}+t_{p r}}{2}\right)+I_{T n M}\left(t_{0}+t_{p r}\right)} \tag{2.11}
\end{equation*}
$$

when IN goes down, the MN1 is turned off and $C_{p}$, which was charged at the previous step when $\mathrm{IN}=$ " 1 " starts to discharge through MN2, MN3, and MN4. Figure 2.6 shows the equivalent circuit of the presented $L S$ when $I N=" 0$ ". In this case, to extract the falling propagation delay $t_{p f}$, the equation of the discharging capacitor must be used. Based on Figure 2.6, we have:

$$
\begin{equation*}
V_{C_{P}}(t)=V_{A} \cdot e^{\frac{-t_{p f}}{R_{o n T} T_{P}}} \tag{2.12}
\end{equation*}
$$

where $R_{\text {on } T}$ equals to $\left(R_{o n 2}+R_{o n 3}\right) \| R_{o n 4}$ (Figure 2.6) and $C_{p}$ is described by 2.10, while $i_{S D_{M P 2}}$ is a discharging currents, as illustrated in Figure 2.6:

$$
\begin{equation*}
C_{P}=\frac{\Delta t \cdot\left(i_{\text {discharge } 1}+i_{\text {discharge } 2}\right)}{\Delta V_{A}} \tag{2.13}
\end{equation*}
$$

In 2.12, the falling propagation delay of $t_{p f}$ equals the time interval between the input signal (IN), when it goes down and the moment that $V_{C_{P}}(t)$ decreases to reach $V_{M}$. Therefore, by replacing $V_{C_{P}}(t)$ by $V_{M}$ in 2.12, $t_{p f}$ is estimated by:

$$
\begin{equation*}
V_{C_{P}}(t)=V_{M} \rightarrow e^{\frac{-t_{p f}}{R_{o n T} C_{P}}}=\frac{V_{M}}{V_{A}} \rightarrow-t_{p f}=R_{o n T} \cdot C_{P} \cdot \operatorname{Ln}\left(\frac{V_{M}}{V_{A}}\right) \rightarrow t_{p f}=R_{o n T} \cdot C_{P} \cdot \operatorname{Ln}\left(\frac{V_{A}}{V_{M}}\right) \tag{2.14}
\end{equation*}
$$

Finally, the propagation delay is estimated by the average of $t_{p r}$ and $t_{p f}$ as follows:

$$
\begin{equation*}
t_{P}=\frac{t_{p r}+t_{p f}}{2} \tag{2.15}
\end{equation*}
$$



Figure 2.7: Simulated 0.6 V input pulse, 3.0 V pulse output, voltage $V_{A}$, and current flowing through the TnM signals of the proposed LS at $1 M H z$.

### 2.5.3 Simulated Performance

The simulation results of the presented LS are illustrated in Figure 2.7. It shows an input voltage of 0.6 V , a current "I" flowing through TnM , a $V_{A}$ gradually increasing, and the output voltage of 3.0 V with an operating frequency of 1 MHz . In the inset of Figure 2.7, the propagation delay of the rising edge is $1.99 n$ s. The current flows in the TnM only during a limited time interval within the propagation delay, which provides the current I with a Gaussian wave shape (Figure 2.7). The figure also shows $V_{A}$, which is controlled by the feedback network increases smoothly. The peak current flowing inside the TnM during the rising edge of the input/output pulses duration is constrained to $8.5 \mu \mathrm{~A}$. The current in the rising edge is reduced by half, thanks to the utilization of a feedback network, which minimizes any contention and speeds up the operation of the circuit, as shown by the limited duration of this current waveform.

Figure 2.8.a and 2.8.b shows the simulated $C_{p}$ and voltage at $V_{A}$ at the transitions, during the rising and the falling propagation delays, respectively, where the LS circuit is permitted to work. Figure 2.8.a presents the simulated $C_{p}$ and $V_{A}$ when IN goes up. In this case, $V_{A}$ is close to zero in the beginning and put the MP2 and MP4 in saturation region. This is when, the variable $C_{p}$ has its highest parasitic capacitance. Then, when the $V_{A}$ increases gradually, the MP2 and MP4 goes in the triode region which decreases the parasitic capacitance at node A. Thus, $C_{p}$ follows a descending curve when the $V_{A}$ increases when $\mathrm{IN}=$ " 1 ". As shown in Figure $2.8, C_{p}$ can vary from $30 f F$ to $7.0 f F$ when $V_{A}$ increases from 0.0 V to 1.3 V .

Figure 2.8.b illustrates the simulated $C_{p}$ and $V_{A}$ when IN goes down. In this case, the voltage $V_{A}$ is around 1.35 V in the beginning assuming it was charged previously, the gate voltages of MN2 and MN3 are equal to $V_{D D L}$, which turned them on. A shown in Figure 2.6, the TnM creates two different branches between $V_{A}$ and ground for discharging of $C_{p}$ when $\mathrm{IN}=$ " 0 ": 1)


Figure 2.8: Simulated $C_{p}$ and voltage of $V_{A}$ during the (a) rising (IN=" 1 ") and (b) the falling propagation delay ( $\mathrm{IN}=$ " 0 ").


Figure 2.9: Enlarged view of simulated 0.6 V input pulse, 3.0 V pulse output, voltage $V_{A}$, and current flowing through the single transistor signals of the LS at 1 MHz .
through MN4, and 2) through MN2 and MN3 in series. In the beginning, the $V_{A}$ is large which puts MN4 and MN2 in the saturation region, significantly increasing the parasitic capacitance at node A. At this moment, $C_{p}$ can be as high as $32 f F$ according to the simulation (Figure 2.8.b). When $V_{A}$ decreases, the voltage across TnM decreases, and consequently, MN4 and MN2 goes to the triode region, which decreases the parasitic capacitance at Node A. Then, when $\mathrm{IN}=$ " 0 " and $V_{A}$ starts decreasing, $C_{p}$ decreases as shown in Figure 2.8.b. The value of $C_{p}$ varies from $32 f F$ to $5 f F$ when $V_{A}$ decreases from 1.40 V to 0.20 V for $\mathrm{IN}=$ " 0 ".

We compare the LS operation with a single transistor (Figure 2.5.f) instead of using the TnM. Figure 2.9 presents an input voltage of 0.6 V , a current " I " flowing through a single transistor (replacing the TnM ), a $V_{A}$ gradually increasing, and the output voltage of 3.0 V with an operating frequency of $1 M H z$. In the inset of Figure 2.9, the PD of the rising edge is $3.18 n s$.


Figure 2.10: Simulated $C_{p}$ and voltage of $V_{A}$ when a single transistor is used instead of the TnM during the (a) rising (IN=" 1 ") and (b) the falling PD (IN="0").


Figure 2.11: Evaluation of the proposed LS operation with a Monte-Carlo simulation: (a) Propagation delay, (b) power consumption.

In this setting, the simulated PD was 1.6 times longer than with the proposed LS circuit, which is using the TnM. The amplitude of the current is $I=11 \mu \mathrm{~A}$, compared to $I=8.5 \mu \mathrm{~A}$
when the TnM was used. To elaborate, when a single transistor is used instead of the TnM, the low side of the presented LS design (Figure 2.4.a) performs like a conventional LS circuit (Figure 2.1) that suffers from contention. Consequently, the power consumption and the PD of this LS increase compared to our solution, as simulated and shown in Figure 2.9. Figs. 2.10.a and 2.10.b show the simulated $C_{p}$ and voltage $V_{A}$ during the, respectively, rising and the falling transitions in which the LS circuit (using a single transistor instead of the TnM) is permitted to work. In Figure 2.10.a, the input of the single transistor (used instead of the TnM) is " 0 " and the single transistor is turned off. So, the variation of C p in node A depends on the parasitic capacitances of MP2 and MP4 (Figure 2.4.a) where $C_{p}$ varies from $35 f F$ to $7 f F$ during the transition of the LS output from " 0 " to " 1 ". During this transition, $V_{A}$ varies from 0.2 V to 1.5 V . When $\mathrm{IN}=$ " 1 " the operation of the LS is independent of the parasitic capacitance of the low side of the LS. Therefore, the variation of $C_{p}$ and $V_{A}$ in Figure 2.10.a and Figure 2.8.a are the same. Figure 2.10.b illustrates the simulated $C_{p}$ and $V_{A}$ when IN goes low. In this case, the input of the LS, which is using a single transistor rather than the TnM, is " 1 " and the single transistor is turned on. Since $V_{A}$ has reached its maximum voltage after the previous step ( $\mathrm{IN}=$ " 1 "), it places MP2 and MP4 in their cutoff region. Therefore, $C_{p}$ depends on the parasitics of a single transistor and is independent of the parasitic of MP2 and MP4. When $V_{A}$ becomes large, the single transistor (i.e. MN2 in Figure 2.1) is put in the saturation region, significantly increasing the parasitic capacitance at node A. At this time, $C_{p}$ can be as high as 150 fF according to the simulation (Figure 2.10.b). When $V_{A}$ decreases, the voltage across the single transistor decreases, and consequently, the single transistor goes into the triode region, which decreases the parasitic capacitance at node $A$. Then, when $I N=$ " 0 " and $V_{A}$ starts decreasing, $C_{p}$ decreases as shown in Figure 2.10.b. The value of $C_{p}$ varies from $150 f F$ to $5 f F$ when $V_{A}$ decreases from $2.4 V$ to $1 V$ for $\mathrm{IN}=$ " 0 ". Comparing Figure 2.10.b with the Figure 2.8.b, the equivalent parasitic capacitance at node A of the LS with the single transistor is greater than with the TnM, due to the generated contention in this node, which consequently increases the PD. When the PD increases, the voltage of $V_{A}$ reaches $V_{M}$, showing that the variation of $V_{A}\left(d V_{A} / d t\right)$ is slow. The equivalent capacitance at node A is, therefore, large $\left(C_{p}=i_{M P 4} /\left(d V_{A} / d t\right)\right)$, as shown in Figure 2.10.b.

Validating the operation of the proposed design against mismatch and process corners is critical because the current delivered to TnM is closely related to the $V_{S G}$ and $V_{S D}$ of MP2 and MP4, respectively. MP2 and MP4 shown in Figure 2.4.a are responsible for adjusting the current delivered to the TnM; hence, they must be designed and be laid out to be robust against process variations. The design is simulated for the typical case corner using typical NMOS and PMOS transistor parameters, $V_{D D H}=3.0 \mathrm{~V}, V_{D D L}=1.6 \mathrm{~V}$, capacitive load $\left(C_{L}\right)=100 \mathrm{fF}$, and operating frequency of $1 M H z$. The simulation yields a value of the propagation delay (average of rising and falling PD) of 7.86 ns for the presented LS. A worst-case simulation is performed to assess the effects of process variations. In the AMS design kit, "worst power" (WP) means "fast NMOS/fast PMOS" whereas, "worst speed" (WS) means "slow NMOS/slow


Figure 2.12: Test setup, (a) Setup block diagram, (b) Fabricated chip under test, (c) $10 p F$ capacitive load, (d) Input and output measured waveforms, (e) Wire-bonded die.

PMOS". The WP and WS represent the worst operating conditions due to process variations. The simulated values of the propagation delay for the WP and WS cases are 6.46 and 12.41 ns , respectively.

The WS case has the longest delay, while the WP yields the shortest delay. A Monte-Carlo simulation is performed for $V_{D D H}=3.0 \mathrm{~V}, V_{D D L}=1.6 \mathrm{~V}$, capacitive load $\left(C_{L}\right)=100 \mathrm{fF}$, and an operating frequency of $1 M H z$ to further examine the influence of process variations on the operation of the presented LS. The resulting propagation delay and its log-normal distribution of variance of 0.105 , mean propagation delay ( mu ) of 7.92 ns , and standard deviation (sd) of $0.839 n s$ are presented in Figure 2.11.a. The power consumption of the LS is also assessed to validate the operation of the proposed circuit against mismatch and process corners. The design is simulated for the typical case corner using typical NMOS and PMOS transistor parameters, $V_{D D H}=3.0 \mathrm{~V}, V_{D D L}=0.8 \mathrm{~V}$, capacitive load $C_{L}=100 \mathrm{fF}$, and an operating frequency of 1 kHz . The simulation yields a total power consumption of 1.89 nW for the presented LS. A worst-case simulation is performed to assess the effects of process variations on power consumption. The simulated values of the power consumption for the WP and WS cases are 12.16 and $1.565 n W$, respectively. A Monte-Carlo simulation is performed for $V_{D D H}=3.0 \mathrm{~V}, V_{D D L}=0.8 \mathrm{~V}$, capacitive load $C_{L}=100 \mathrm{fF}$, and an operating frequency of 1 kHz to further examine the influence of process variations on the operation of the presented LS. The resulting power consumption and its $\log$ normal distribution of variance of 0.6 , mean power consumption (mu) of 2.7278 nW , and standard deviation (sd) of 1.6371 nW are presented in Figure 2.11.b.

### 2.6 Experimental Results

Figure 2.12 shows the test setup used to perform the experimental validation of the fabricated LS circuit. As shown in the block diagram of Figure 2.12.a, a capacitive load is used to perform the measurement. A source measurement unit (SMU) with a resolution of $10 f$ A (KEYSIGHT-


Figure 2.13: Experimental performance: (a) Micrograph of the fabricated LS in CMOS AMS $0.35 \mu \mathrm{~m}$ and partially enlarged view (area: $25 \times 25 \mu \mathrm{~m}^{2}$ ), (b) Shmoo plot for operating frequency versus $V_{D D L}$.

B2911A) is utilized to accurately measure the power consumption. Figure 2.12.b shows the test equipment and the fabricated chip under test mounted on a custom printed circuit board (PCB). Figure 2.12.c presents the enlarged view of one $10-p F$ capacitive load for the test. Figure 2.12.d shows the screenshot of the oscilloscope and the measured input and output waveforms of the fabricated LS in parallel with amplitudes of 0.8 V and 3.0 V , respectively. Figure 2.12.e shows the enlarged view of the wire-bonded fabricated chip.

The presented LS circuit was fabricated in an AMS $0.35 \mu m$ CMOS process. A photograph of the fabricated chip prototype is shown in Figure 2.13.a. The fabricated LS occupies an area of $25 \times 25 \mu \mathrm{~m}^{2}$. The performance of the fabricated LS is measured over a wide range of frequencies. The maximum operating frequency of the circuit is shown for different input signal amplitudes while the $V_{D D L}$ change from 0.4 V to 2.0 V and $V_{D D H}=3.0 \mathrm{~V}$. The proposed LS successfully works up to 130 MHz (at $V_{D D L}=1.6 \mathrm{~V}$ ) as shown in Figure 2.13.b, while similar LS circuits are limited to 100 MHz , like in [61].

The total power consumption is another important parameter that must be considered. The measured power consumption of the fabricated LS circuit is presented in Figure 2.14.a as a function of the frequency of the input pulse. Power consumption is measured experimentally for input signal amplitudes and $V_{D D L}$ of $0.6,0.7,0.8,1.0,1.4$, and 1.8 V , a fixed $V_{D D H}=3.0 \mathrm{~V}$, and a capacitive load $C_{L}=20 p F$. The consumed power increases with the frequency of the input pulse. Except the input inverter, which is supplied by $V_{D D L}$, the other parts of the presented LS circuit are supplied by $V_{D D H}$, as shown in Figure 2.4.a, and they consumes the main power. $V_{D D L}$ is only connected to the input inverter that consumes a negligible amount of power. Accordingly, the measured power consumption shown in Figure 2.14.a is the result of the product of $V_{D D H}$ and the current drained from $V_{D D H}$ measured by the SMU. Among


Figure 2.14: Measured power consumption variation with used $C_{L}=20 p F$ : (a) Across frequency for different $V_{D D L}$, (b) Across frequency for different $V_{D D H}$, (c) for different $V_{D D L}$ at $V_{D D H}=3.0 \mathrm{~V}$ and a frequency of 1 kHz , and (d) for different $V_{D D H}$ at $V_{D D L}=0.8 \mathrm{~V}$ and a frequency of 1 kHz .
the six measured curves, the highest power consumption variation occurs when the circuit converts the input signal with the lowest amplitude into 3.0 V (from 0.6 V to 3.0 V ). While the lowest power consumption variation is obtained when the circuit converts the input signal with the highest amplitude into 3.0 V (from 1.8 V to 3.0 V ). The circuit needs more power to provide a higher conversion gain. Since in all six measured curves presented in Figure 2.14.a the $V_{D D H}$ is fixed, the variation of measured consumed power versus $V_{D D L}$ are close to each other.

The variation in power as a function of the input frequency over several values of $V_{D D H}$ $(1.8,2.0,2.2,2.4,2.6,2.8$, and 3.0 V$)$ is shown in Figure 2.14.b. The results are obtained for a fixed $V_{D D L}$ and a capacitive load $C_{L}=20 p F$. In this set of measured curves, the power consumption also increases with the frequency. In these seven curves, the highest measured power occurs at $V_{D D H}=3.0 \mathrm{~V}$ while the lowest one is observed at $V_{D D H}=1.8 \mathrm{~V}$.

The measured consumed power variation of the LS circuit is presented in Figure2.14.c for different values of $V_{D D L}$ at $V_{D D H}=3.0 \mathrm{~V}$, capacitive load $C_{L}=20 \mathrm{pF}$, and an operating frequency of 1 kHz . In this descending curve, when $V_{D D L}$ increases (i.e. the amplitude of the


Figure 2.15: Measured power consumption versus capacitive load for a $1-k H z$ input pulse, $V_{d d L}=0.8 \mathrm{~V}$, and $V_{d d H}=3.0 \mathrm{~V}$.
input signal increases), the implemented LS requires a lower amount of energy to convert the input signal to a signal with an amplitude of 3.0 V , because $V_{D D H}$ is fixed at 3.0 V . The total power consumption of the LS circuit versus $V_{D D H}$ for a fixed $V_{D D L}=0.8 \mathrm{~V}$, capacitive load $C_{L}=20 p F$, and an operating frequency of $1 k H z$ is shown in Figure 2.14.d. The measured power consumption that is within a range of a few $n W$ increases with $V_{D D H}$.

The static power consumption $\left(P_{S}\right)$ of the presented LS circuit is measured for different input signal values. The $P_{S}$ measured for these DC input values, without applying any input pulse, is within a few pW . When the input of the LS is connected to GND ("0") or $V_{D D L}$ ("1"), the measured $P_{S}$ are 31.5 or $260 p W$, respectively. The power consumption versus capacitive load $\left(C_{L}\right)$ at 1 kHz pulse shaped input, $V_{D D L}=0.8 \mathrm{~V}$, and $V_{D D H}=3.0 \mathrm{~V}$ is measured and presented in Figure 2.15. In this measurement, the $C_{L}$ is changed from $0.1 p F$ to $100 n F$ and the power is measured at each step. As the $C_{L}$ increases, the power consumption increases.

The propagation delay of the LS circuit is measured for an input pulse signal of a frequency of 1 MHz and a duty cycle of $50 \%$ while an inverter, integrated in the chip, is used as a load. As shown in Figure 2.16.a, the LS shows a rising propagation delay of $4 n s$, while it shows a falling propagation delay of $11.2 n s$ (see Figure 2.16.b). Thus, the average propagation delay of the presented LS after a transition is 7.6 ns .

Given that the propagation delay is an essential parameter of a LS circuit, Figures 2.16.c and 2.16.d are provided to evaluate the variation of the propagation delay versus the voltage variation in $V_{D D L}$ and $V_{D D H}$. The rising and falling propagation delays versus $V_{D D L}$ at a fixed $V_{D D H}=3.0 \mathrm{~V}$, and while using an integrated inverter as load, is presented in Figure 2.16.c. The propagation delay, especially the rising edge delay for $V_{D D L}<0.8 V$, is long because


Figure 2.16: Measured propagation delay when an integrated inverter is used as load: (a) Rising edge at the output for a $1-M H z$ input pulse with an amplitude of $0.8 V$, and $V_{D D H}=$ $3.0 V$ (b) Falling edge at the output for a $1-M H z$ input pulse with amplitude of $0.8 V$, and $V_{D D H}=3.0 \mathrm{~V}$ (c) Variation of rising and falling propagation delay versus $V_{D D L}$ at $V_{D D H}=$ 3.0 V , and (d) Variation of rising and falling propagation delay versus $V_{D D H}$ at $V_{D D L}=1.6 \mathrm{~V}$.
of the larger conversion gain of the circuit when it is converting a low-amplitude signal into a high amplitude signal of 3.0 V . The measured delay variation curve, especially the falling propagation delay, is almost flat for $V_{D D L}>0.8 \mathrm{~V}$. The measured variations of the rising and falling propagation delays versus $V_{D D H}$ at fixed $V_{D D L}=1.6 \mathrm{~V}$, while an integrated inverter is used as load, are shown in Figure 2.16.d. In this figure, the propagation delay is measured when the LS converts a pulse shaped signal with a 1.6 V amplitude into 3.0 V . In Figure 2.16.d, the propagation delay of the circuit is almost flat, especially the rising propagation delay, which shows that the circuit provides good performance at lower conversion gain (converting 1.6 to 3.0 V ).

Designing circuits to work in subthreshold is essential for low-power budget applications, such as in biomedical implants [62;63]. The results in Figure 2.17 show that the operation of the circuit in subthreshold meets the requirements of high performance operation, thanks to the TnM and feedback network of the proposed LS (Figure 2.4.a). Figure 2.17 presents the measured waveforms of the implemented LS for an 80 mV and 50 kHz input pulse converted into a 3.0 V waveform. As can be seen, a clean 3.0 V pulse is extracted at the output of the


Figure 2.17: Measured waveforms of LS at 50 kHz input pulse with amplitude of 80 mV into 3.0 V , while an integrated inverter is used.

Table 2.2: Performance Summary and Comparison with other solutions. $E_{c}$ : Energy consumption; $P_{s}$ : Static power consumption; FoM=Range/delay

| References | Range(V) | CMOS <br> Process $(\mathrm{nm})$ | Delay $(\mathrm{ns})\left(@ V_{D D L}(V)\right.$ <br> $\left.f_{i n}(M H z)\right)$ | $E_{C}(J)\left(@ V_{D D L}(V)\right.$ <br> $\left.f_{i n}(M H z)\right)$ | $V_{D D H}(V)$ | $P_{s}(p W)$ | FoM | Result |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TVLSI'17 [36] | $0.20-1.10$ | 40 | $11.57(@ 0.4,1.0)$ | $67.4 f(@ 0.4,1.0)$ | 1.1 | 90.1 | $0.060 \times 10^{9}$ | Simulated |
| TVLSI'15 [59] | $0.10-1.0$ | 90 | $16.60(@ 0.2,1.0)$ | $77.0 f(@ 0.2,1.0)$ | 1 | 8700 | $0.048 \times 10^{9}$ | Simulated |
| TCAS-I'17 [60] | $0.33-1.80$ | 180 | $29.0(@ 0.4,0.50)$ | $61.5 f(@ 0.4,0.500)$ | 1.8 | 330 | $0.048 \times 10^{9}$ | Measured |
| JSSC'21 [6] | $0.32-1.20$ | 14 | $8.30(@ 0.5,1.0)$ | $0.1 p(@ 0.8,1.0)$ | 1.2 | - | $0.084 \times 10^{9}$ | Measured |
| JSSC'12 [61] | $0.40-3.0$ | 350 | $15.0(@ 0.8,0.01)$ | $5.8 p(@ 0.4,0.010)$ | 3 | 230 | $0.146 \times 10^{9}$ | Measured |
| TVLSI'16 [7] | $0.40-1.80$ | 180 | $30.0(@ 0.4,1.0)$ | $150.0 f(@ 0.4,1.0)$ | 1.8 | 300 | $0.026 \times 10^{9}$ | Simulated |
| This work | $0.08-3.0$ | 350 | $7.60(@ 1.6,1.0)$ | $3.4 p(@ 0.8,0.001)$ | 3 | 31.5 | $0.184 \times 10^{9}$ | Measured |

presented LS circuit from an ultra-low amplitude input pulse. Therefore, the proposed LS provides a convenient interface between a weak signal and a digital processor.

### 2.7 Discussion and Performance Comparison

The achieved experimental validation revealed that the utilization of TnM remarkably improves the performance of the proposed LS. The TnM relies on the equivalent parasitic capacitances of the MOSFET utilized in the LS circuit. The feedback network prevents the LS circuit from consuming a large amount of power during the transitions. This minimizes the propagation delay, allows operation in subthreshold, and minimizes static and dynamic power consumption. Table 2.2 summarizes and compares the performance of the presented LS circuit with other solutions. The experimental results show an improvement of approximately $8.5 \%$ of the propagation delay compared with [6], which uses a current mirror-based LS. In addition, the proposed circuit can successfully convert a pulse signal over a wide range of conversion ( $0.08-3.0 \mathrm{~V}$ ) and with an amplitude as small as 80 mV into 3.0 V while working in subthresh-
old and consuming only $28 n W$. Moreover, the measured maximum operating frequency of the fabricated circuit improved by $30 \%$ improvement compared to the other solutions. The static and dynamic power consumptions is comparable with those of the recently published papers in this field. A reasonable criterion to consider the performance of a LS design is to measure the propagation delay while the circuit is working over a given conversion range. Indeed, the more conversion range results in more propagation delay. Therefore, a Figure of Merit (FoM) is recommended to assess the performance of the propagation delay over the conversion range. In our presented LS, the propagation delay of $7.6-n s$ is measured while the LS was converting a pulse with an amplitude of 1.6 V to a pulse with an amplitude of 3.0 V . Thus, a $F o M=(3.0-1.6) V /(7.6 n s)=0.184 \times 109$ is achieved. With this FoM, the larger value is the better. A FoM is used in [64] to compare the different LS designs together. This FoM uses the multiplication of the total power consumption with the propagation delay ( $n W . n s$ ). However, all design compared with this FoM must use the same $V_{D D L}$ which is not applicable for the results presented in Table 2.2.

### 2.8 Conclusion

A new high-performance LS circuit topology is presented in this work. The presented current mirror-based structure offers wide-range and fast LS conversion. This structure can convert subthreshold input signal levels into above-threshold levels with minimum propagation delays. The operation of the proposed circuit is efficient, especially in the case of contention on high-impedance nodes, owing to the utilization of a feedback network and a voltage controlled current source (VCCS). The utilization of an equivalent parasitic capacitance of three interconnected n-type MOSFETs (TnM) circuit to implement the level-shifting scheme of the circuit is sound and optimized. The advantageous effect of this TnM minimizes the propagation delay and dynamic power consumption, leveraging its equivalent parasitic capacitance as the level shifting part of LS. In addition, this approach enhances the conversion range compared to the other mechanism. The measured performance of the test chip implemented in a $0.35 \mu \mathrm{~m}$ AMS design process outperforms other solutions. The discussion and the measured performance of the presented LS illustrated the numerous advantages of this solution, namely wide conversion range, low power consumption, and short propagation delay.

## Chapter 3

## An Active Dead-Time Control Circuit With Timing Elements for a $45-\mathrm{V}$ Input 1-MHz Half-Bridge Converter

### 3.1 Résumé

Dans cette étude, un circuit de contrôle du temps mort est proposé pour générer des délais indépendants pour les côtés haut et bas des commutateurs des convertisseurs en demi-pont. En plus de réduire considérablement les pertes des convertisseurs de puissance à transistors GaN, la méthode proposée atténue le courant de fuite par l'application de commutateurs de puissance superposés. Le circuit présenté ici comprend une architecture à condensateurs commutés et est mis en œuvre dans la technologie AMS $0.35 \mu \mathrm{~m}$. Dans sa mise en œuvre, le circuit de contrôle du temps mort proposé occupe une surface de silicium de $70 \mu m \times 180 \mu m$. Pour réaliser cette technique, une source de courant à large oscillation est utilisée des deux côtés. Chaque côté de la source de courant est équipé de deux condensateurs, de deux déclencheurs de Schmitt et de trois portes de transmission. Les résultats montrent que les côtés bas et haut des commutateurs du convertisseur en demi-pont projeté nécessitent respectivement des délais de 35 et $62 n s$. Les performances du circuit à temps mort proposé sont évaluées en l'assemblant avec le convertisseur en demi-pont. Le prototype du circuit de gestion du temps mort proposé permet de réduire de $40 \%$ les pertes de puissance dans le circuit en demi-pont.

### 3.2 Abstract

In this study, a dead-time control circuit is proposed to generate independent delays for the high and low sides of half-bridge converter switches. In addition to greatly decreasing the losses of power converters, the proposed method mitigates the shoot-through current through the application of superimposed power switches. The circuit presented here comprises a switched
capacitor architecture and is implemented in AMS $0.35 \mu m$ technology. In the implementation, the proposed dead-time control circuit occupies a silicon area of $70 \mu \mathrm{~m} \times 180 \mu \mathrm{~m}$. To realize the technique, a two-sided wide swing current source is employed. Each sides of the current source comes with two capacitors, two Schmitt triggers, and three transmission gates. Results show that the low and high sides of the projected half-bridge converter switches respectively require delays of 35 and 62 ns . The performance of the proposed dead-time circuit is evaluated by assembling it with the half-bridge converter. The proposed dead-time prototype achieves a $40 \%$ drop in power losses in the half-bridge circuit.

### 3.3 Introduction

Different applications require various types of power converters, including DC-DC boost/buck converters [65; 66; 67], class-D power amplifiers [68], half-bridge converters [69], and switchedcapacitor circuits [70]. These converters are mainly applied to system basis chips in automation, including those used in airbag squib drivers, braking valve drivers, and power steering integrated circuits [71; 72;73;74]. Power converters are also widely used in neural stimulation and wireless power transmission in implantable biomedical microsystems [17; 75; 76; 32].

Dense and miniaturized power converters comprising small passive components are useful in high-frequency application, but the switching losses of power switches limit the operating frequency of these devices [77; 78; 79]. In addition to switching losses, power converters suffer from conduction and gate charge losses that affect their efficiency [80; 81]. Their safety also tends to be affected by power switches' false or immature ON-state [82]. These drawbacks are mainly attributed to the parasitic inductances and capacitances of power switches [83]. A halfbridge output stage is shown in Fig. 3.1 along with the equivalent circuit of a power switch with the associated parasitic inductance. The figure also demonstrates the power switch's input capacitance $C_{i s s}$, output capacitance $C_{o s s}$, and reverse transfer capacitance $C_{r s s}$. These elements cause electromagnetic interferences and parasitic oscillations and are thus undesirable [84].

In implementing gate drivers, several techniques are used to accelerate the charge/discharge of unwanted elements of $C_{i s s}$ and $C_{o s s}$ and to mitigate the switching and gate charge losses of power switches. A soft-switching technique was proposed in $[85 ; 86 ; 87]$ to reduce switching losses. The resonant gate driver approach is also widely used to reduce gate charge losses [88]. In [82], a specific double-pulse test was conducted to study the hard switching of power switches. Moreover, the high-voltage energy storing (HVES) approach was utilized to increase the gate driving speed [89]. In the HVES methodology, the authors aimed to decrease the adverse effects of parasitic gate loop inductance by embedding an on-chip resonant LC tank.

Standard high-voltage automotive data buses often require operating voltage from -27 V to +45 V to drive hydraulic actuators with power converters [90]. The power converters mainly


Figure 3.1: Half-bridge output stage and equivalent circuit of power switch during operation.


Figure 3.2: Power converter and the different sources of shoot-through: (a) half-bridge circuit with simplified dead-time circuit, (b) impact of switching delays, (c) ringing effect due to the output parasitic capacitance $C_{\text {oss }}$ of HSPS, and (d) Miller capacitor effect.
operate with dead-time control circuits (DTCCs) [91]. These circuits have two main structures. Logic gates are sometimes used to create delays and thereby implement a dead-time between the activation of complementary conductive paths and avoid overlap [92; 93; 9; 94]. In other cases, time constants are used and implemented with resistors, capacitors, current sources, etc. [95]. The latter is preferred for high voltage applications that require long delays [96]. In the use of logic gates, a fixed circuit that is not changed during operation is typically implemented. In the use of time constants, the controlling signals and switching techniques should be regulated to control the current source and capacitors and thereby create the deadtime.

A set of two superimposed complementary power switches makes up a power converter [97]. Half-bridge converters, in particular, utilizes two superimposed complementary power switches as the output stage to drive a given load (Figure 3.2.a). Most of the power budget in a halfbridge circuit is consumed in the output stage, during which shoot-through and losses occur. Shoot-through arises when two power switches are inadvertently closed at the same time, thereby causing unnecessary power losses and potential damages [98]. Such phenomenon can be avoided by creating a dead-time interval between the control signals of power switches
[99]. Figure 3.2.a shows the circuit of a half-bridge convertor, including a dead-time part, gate driver, high-side power switch (HSPS), and low-side power switch (LSPS). Figure 3.2.b shows that in the scenario in which one of the superimposed complementary switches is turned on before or while the other switch is turned off, a shoot-through current can flow from the supply rail to the ground during the overlap time interval. In this case, non-overlapping driving signals should be provided to the power switches via a DTCC [100].

Shoot-through may also result from ringing in the driving circuit; such phenomenon increases the gate-to-source voltage $V_{G S}$ of the high-side switches above the threshold voltage $V_{T H}$ of the power transistor (Figure 3.2.c) [101]. This issue is commonly observed in gallium nitride (GaN) high electron mobility transistors (HEMTs) because of their low $V_{T H} \sim 1 V$ [102] relative to other types of power switches, such as silicon carbide and conventional silicon ( $V_{T H}$ of $\sim 2.5 V$ ) [4]. This property of GaN HEMTs is attributable to the output parasitic capacitance $C_{\text {oss }}$ of the high-side power switch. GaN HEMTs are commonly applied to power converters because of their various advantages, including their low on-resistance and parasitic capacitance, high operating temperature, and small package size. Furthermore, small junction capacitance, and no reverse recovery loss are three advantages of GaN transistors over Si or SiC MOS. While, in the Si or SiC MOS, in addition to reverse recovery, there is also forward bias losses $V_{F}$ of the body diode.

As for the ringing effect in the driving circuit, the issue can be addressed by adjusting the damping ratio or by providing enough dead-time interval between the driving signals of complementary switches. The transient response of the main switching circuit can cause the formation of Miller capacitance at the gate of the low-side complementary switch. This condition results in the $V_{G S}$ of the switches to exceed $V_{T H}$ (Figure 3.2.d). In this scenario, the switching frequency of the circuit should be fine-tuned to handle the high $d v / d t$ and $d i / d t$ without exceeding $V_{T H}$ [34]. Non-overlapping signal generators and dead-time controllers are therefore important in guaranteeing the safe and efficient operations in half-bridge circuit power converters. These solutions are effective in addressing shoot-through and ringing and can thus decrease losses.

The presented DTCC design enhances the performance of half-bridge power converters. It uses a two-sided wide swing current source, a switched capacitor structure, and a particular signaling technique to generate precise delays between the required non-overlapping gate driving signals, and accurately drive a half-bridge circuit and avoid losses or excessive power consumption due to shoot trough, etc. Compared to other dead-time circuit solutions, our DTCC circuit has the key advantage of generating two asymmetric delays, the operating parameters of which are independent of the half-bridge circuit parameters, for the high side and the low side of the converter. Additionally, the presented solution allows to generate required long delays between the high-side and low-side driving signals, which is highly desirable in high voltage applications. Such design reduces the imperfections in the entire signal prop-
agation process in the half-bridge converter to achieve lower power consumption and better signal quality. In Section 3.4, we describe the main idea and advantages of the proposed dead-time structure. The circuit implementation is also discussed. In Section 3.5, we detail the experimental results. In Section 3.6, we summarize our conclusions.

### 3.4 Proposed Dead-Time Circuit

Cross-connected NAND/NOR gates and a chain of inverters in feedback loops are used in conventional dead-time circuits to generate non-overlapping signals with delays [34]. The propagation delay of these inverters provides the delays in the non-overlapping signals. This configuration of integrated circuits produces typical pico second delays and is thus not useful in various power applications requiring long delays in the range of nanoseconds (e.g., high-voltage circuits, high currents, and highly reactive loads) [95].

### 3.4.1 Proposed Architecture

The proposed DTCC enables the generation of nanosecond delays and mitigates shoot-throughs at the same time. This property of the proposed DTCC decreases the power losses in power converters. Figure 3.3.a shows the presented scheme. Specifically, the scheme comprises twosided wide swing current sources (TS-WSCS) for linearly charging two capacitors $C_{1}$ and $C_{2}$ on each side of the circuit. Each side of the circuit also has three switches for controlling the charging and discharging processes. Moreover, the right and left branches of the circuit are equipped with two Schmitt triggers (STs) with defined comparison hysteresis windows. These STs restrict the values of the generated delays between the two non-overlapping driving signals.

Figure 3.3.b shows the predefined state machine that reflects the originality of the proposed idea. Specifically, the figure illustrates the non-overlapping timing methodology for the lowand high sides of half-bridge converters. The states in this machine are change polarity "CP", close switch "CS", charge capacitors "CC", and Schmitt trigger "ST". The presented active dead-time circuit is controlled by a finite state machine (FSM) to generate the required halfbridge control delays. The circuit operation based on the FSM is clarified according to Figure 3.3.b. The circuit operation is illustrated according to Figure 3.3.b. Given an operating high-side power switch (operating HS), the polarity of the signal at its output is supposed to change (CP HS) instantly when the deactivating signal arrives at its gate (deactivating HS). However, the process is time consuming because of the large parasitic capacitance of the HSPS. In meeting the required time, the $\Phi_{1}$ signal should close the corresponding controlling switch before the LSPS is activated (CS LS). The TS-WSCS then charges the capacitor $C_{2}$ linearly (CC LS) to reach the upper bound of the utilized ST (ST LS). At this point, the HSPS is deactivated completely (deactivated HS). This process should generate $t_{d 2}$. In Figure


Figure 3.3: Proposed dead-time control circuit: (a) simplified schematic, (b) state machine representation, and (c) timing diagram.
3.3.b, the process is labeled as the " B " process. The activation of the LSPS (operating LS) is provided similar to "B" process which is named "A" process. This process should also generate the time required to completely deactivate the LSPS before the activation of the HSPS again. Figure 3.3.c presents the timing diagram, which includes four curves tagged by $t_{d 1}, t_{d 2}$ and the different working states of the proposed DTCC [95].

The proposed DTCC approach offers the following benefits:

1. The amount of current delivered by the TS-WSCS, the values of the capacitors, and the comparison levels of STs determine the generated delay of the circuit. Adjusting these parameters thus helps obtain the long delays needed in high-voltage and power applications, including those requiring large parasitic capacitances (e.g., power switches).
2. To set the delays between non-overlapping signals independently, the proposed circuit generates different time delays $t_{d 1}$ and $t_{d 2}$. Such capability facilitates the adjustment of the delays of the low- and high-side parts. In particular, the driving signals of the HSPS go through more stages (i.e., level shifter and gate driver) than those of the LSPS. Thus, ensuring the absence of any overlap between switch operations calls for a longer $t_{d 2}$ than $t_{d 1}$.
3. The signals for arranging the capacitors and current source in the presented circuit are based on a predefined FSM. Specifically, this FSM is used to charge/discharge the capacitors and utilize/remove the current source and thereby produce a suitable dead time. This property reflects the originality of the presented circuit.

A gate driver with two independent inputs serves as the interface between the proposed DTCC and output stage of the half-bridge converter. This interface helps fulfill the practical operation of the proposed dead-time circuit for the half-bridge converter. Specifically, the gate driver receives non-overlapping signals from the proposed DTCC and then delivers them to the HSPS and LSPS. It also provides the power switches with an adequate amount of driving current from its supply.

### 3.4.2 Circuit Implementation

Our dead-time circuit prototype chip fulfills the R-L load requirements of a standard highvoltage data bus [90], having $V_{I N}=45 \mathrm{~V}$ and driving a R-L load of $R=100 \Omega$ and $L=150 \mu H$ with a half-bridge converter. The presented dead-time circuit prototype can provide high-side and low-side delays of 35 ns and 62 ns to such a half-bridge converter. The transistor-level implementation of the proposed DTCC is shown in Figure 3.4.a. The TS-WSCS supplies the charging current of capacitors $C_{1}$ and $C_{2}$. The sources are formed by nine MOSFETs (MP1-MP7 and MN1, MN2). MN1 and MN2 are two diode connected transistors that serve

Table 3.1: Aspect ratios of TS-WSCS transistors.

|  | MP1, MP2 | MP3 | MP4-MP7 | MN1, MN2 |
| :--- | :---: | :---: | :---: | :---: |
| $\mathrm{W}(\mu M)$ | 10 | 5 | 10 | 0.4 |
| $\mathrm{~L}(\mu M)$ | 0.35 | 0.35 | 0.35 | 5 |

as current sources for respectively generating $I_{i n}$ and $I_{\text {bias }}$. MP1, MP2, and MP3 are used to bias the cascaded transistors MP4, MP5, MP6, and MP7. The following design strategies are considered to ensure that the TS-WSCS circuit functions:

1. Currents $I_{\text {bias }}$ and $I_{i n}$ are set to be equal for MP1-MP7 to be in their saturation region.
2. The width of MP3 is set to half of that of MP1, MP2, and MP4-MP7. The setting should bias MP1, MP4, and MP6 properly in the active region.
3. Minimum gate lengths are adopted for MP1, MP4, and MP6 to maximize the frequency response.

The aspect ratios of the transistors used for the TS-WSCS are listed in Table 3.1. A ramp signal is generated using the timing elements MN3-MN8 (i.e., transmission gates), $C_{1}-C_{2}$, and control signals $\Phi_{1}-\Phi_{2}$. Driven by $\Phi_{1}$ and $\Phi_{2}$, MN3-MN8 are utilized to linearly regulate the charging and discharging times of $C_{1}$ and $C_{2}$. The TS-WSCS circuit can be quickly turned on and off. Therefore, a 0.6 V offset resulting from the residual charges (Figure 3.4.a) in $C_{1}$ and $C_{2}$ after one transition is added to the generated ramp signal at nodes 1 and 2 (Figure 3.4.a). In this case, MN3 and MN6 are added to remove the residual charge and cancel the generated offset. The addition is possible if MN3 and MN6 are activated in phase with MN5 and MN8, respectively. The required delays are generated using two STs. In setting the STs'hysteresis windows, their reference voltages are adjusted to $V_{\text {ref } 1}=0.76 \mathrm{~V}$ and $V_{\text {ref } 2}=1.74 \mathrm{~V}$. Following the adjustment, the STs can then generate a non-overlapping signal that provides enough dead-time to avoid shoot-throughs in the converter resulting from the ramp signals generated across the capacitors $C_{1}$ and $C_{2}$. Figure 3.4.a shows that the ST circuits are surrounded by two boxes. Figure 3.4.b illustrates the effect of the offset added to the ramp signals of node 1 with and without the addition of MN3 and MN6. The slope of the ramp signals decreases because of the added offset without the use of MN3 and MN6. The generated delay is thus $5 n s$ longer than expected.

The following equations are arranged to show the relation between the generated delays $t_{d 1}$ and $t_{d 2}$ and the circuit parameters. The equation for the capacitor is:


Figure 3.4: (a) Transistor-level implementation of proposed DTCC, (b) added offset to the ramp signal with and without MN3 and MN6.

$$
\begin{equation*}
i_{c}(t)=C \cdot \frac{d V_{c}(t)}{d t},\left(t_{0} \leq t \leq t_{1}\right) \Rightarrow i_{c}(t) \cdot d t=C \cdot d V_{c}(t),\left(V_{0} \leq V_{c}(t) \leq V_{1}\right) \tag{3.1}
\end{equation*}
$$

Constant current is delivered to the capacitors. Hence, the following equation is obtained through the integration from $t_{0}$ to $t_{1}$ and from $V_{0}$ to $V_{1}$, with the upper and lower bounds of the integrals being ST reference voltages and their corresponding start and stop times:
$\int_{t_{0}}^{t_{1}} i_{C}(t) d t=C . \int_{V_{0}}^{V_{1}} d V_{c}(t) \Rightarrow I \times\left[t_{1}-t_{0}\right]=C \times\left[V_{c}\left(t_{1}\right)-V_{c}\left(t_{0}\right)\right] \Rightarrow I \times\left[t_{1}-t_{0}\right]=C \times\left[V_{1}-V_{0}\right]$
where $V_{C}\left(t_{0}\right)=V_{0}=0$ as the capacitors are reset after each period and $t_{0}=0$ is the time at which the capacitors start charging at the beginning of each period. Assume that $t_{1}$ is the time at which the ramp signal ( $r a m p=k . t$, where $k=I / C$ and " t " is the time) reaches the high level of the ST window. In this case, $t_{d 1}$ and $t_{d 2}$ can be expressed as:

$$
\begin{align*}
& t_{d 1}=\left(C_{1} / I_{C_{1}}\right) \times V_{\text {ref } 2}, \\
& t_{d 2}=\left(C_{2} / I_{C_{2}}\right) \times V_{\text {ref } 2}, \tag{3.3}
\end{align*}
$$

where $V_{\text {ref } 2}$ is the trigger voltage of the STs located on each side of the TS-WSCS. The generated delays in the proposed DTCC rely on the values of the $I_{C_{1}}$ and $I_{C_{2}}$ currents (Figure 3.4.a) that the TS-WSCS delivers to the capacitors. Given the relation between the output current and the values of $I_{i n}$ and $I_{\text {bias }}$, the operation of the proposed design against mismatch and process corners should be validated. Specifically, MN1 and MN2 (Figure 3.4.a) that are used to adjust the biasing current should be made robust against process variations. The operations on both sides of the proposed DTCC during the generation of $t_{d 1}$ and $t_{d 2}$ are the same. A different $t_{d}$ is due to the different parameter values on each side of the circuit. Therefore, the circuit is evaluated to be robust against process variations for one of the delays (i.e., $t_{d 2}$ ). For the designed circuit of the typical case corner, i.e., typical NMOS and PMOS transistors and $V_{D D}=3.3 \mathrm{~V}$, the simulated dead-time value $t_{d 2}$ is 67 ns . A worst-case scenario is simulated to cope with process variations. In the AMS kit, "fast NMOS/fast PMOS" corresponds to "worst power" (WP) while "slow NMOS/slow PMOS" corresponds to "worst speed" (WS). In this study, we evaluate the operation of the proposed circuit in the WP and WS cases. The WP and WS cause process variations and are thus the worst conditions of component operations. The simulated dead-time values $t_{d 2}$ for the WP and WS cases are 50.0 and $90.0 n s$, respectively. Obviously, the WS case yields the longest dead-time while the WP has the shortest dead-time. In this work, the impact of the process variations on the performance of the proposed DTCC is studied using a Monte Carlo simulation. A supply voltage of $V_{D D}=3.3 \mathrm{~V}$ is set for the simulation. The results for $t_{d 2}$ are shown in Figure 3.5. Specifically, the simulated $t_{d 2}$ shows a log-normal distribution with a variance of 0.14. The average delay of $t_{d 2}$ is 67.36 ns , and the standard deviation is 9.59 ns . This work aims for a robust design against process variations with the lowest standard deviation. Therefore, the dimensions of MN1 and MN2, which are responsible for biasing the circuit, should be increased. At the same time, the same aspect ratio "W/L" should be maintained. However, both tasks lead to a trade-off between the chip area and the sensitivity of the generated delay to process variations.

The impact of the parasitic inductance on the produced dead-time delays is examined through post-layout simulations. The relevant voltages, including the non-overlapping signals (Ph1, Ph 2 ), and the ramp signal across capacitors $C_{1}$ and $C_{2}$ are shown in Figure 3.6. The figure also presents the parameters of $t_{d 1}=35 n s, t_{d 2}=67 n s, V_{r e f 2}=1.74 \mathrm{~V}$, and $V_{r e f 1}=0.76 \mathrm{~V}$. After the addition of the MN3 and MN6 transmission gates at high and low STs, the 0.6 V offset is effectively removed from the ramp signal. As observed in Figure 3.6, the generated delays between the non-overlapping signals rely mainly on the slope of the ramp signals. Moreover,


Dead-time (ns)
Figure 3.5: Evaluation of DTCC operation with a Monte-Carlo simulation.


Figure 3.6: Simulated dead time between signals.
the hysteresis windows of the STs differ (as the capacitance of $C_{2}$ is relatively large, the slope of the ramp signals is slow). Therefore, the upper bound of the Schmitt trigger $V_{\text {ref } 2}$ on the corresponding side of $C_{2}$ meets the ramp signals later. The generated $t_{d 2}$ is thus longer than $t_{d 1}$. The delays in the design could be set in other ways. For example, the amount of the current delivered to the capacitors can be set. Another option is to set the STs' hysteresis window parameters by the upper and lower bounds on the basis of the sizes of MP8, MP9, MN9, and MN10 in the design (Figure 3.4.a).

In Figure 3.6, $\Theta_{1}$ and $\Theta_{2}$ respectively denote the angles between the generated ramp signals and the falling edges of the non-overlapping signals. A ramp signal with a sharp slope yields a small angle. A small angle in this case results in a short dead-time because the ramp signal produced meets $V_{\text {ref } 2}$ of the corresponding ST early. At this point, the proposed DTCC is


Figure 3.7: Chip micrograph of fabricated DTCC in CMOS AMS $0.35 \mu M$.


Figure 3.8: Measured generated dead-time delays between non-overlapping signals.
implemented to produce fixed $t_{d 1}$ and $t_{d 2}$ for a specific power converter. In the post-layout simulation, the proposed DTCC without PADs consumes $190 \mu W$ of power under no load conditions.

### 3.5 Measured Performance

We fabricate the proposed DTCC in AMS $0.35 \mu m$ CMOS. The micrograph of the integrated chip prototype is shown in Figure 3.7. The proposed circuit occupies an area of $180 \mu m \times 70 \mu m$. The integrated DTCC is designed to generate $t_{d 1}=35 n s$ and $t_{d 2}=62 n s$ for the LSPS and HSPS, respectively, by using $C_{1}=30 f F$ and $C_{2}=55 f F$. The lower and upper bounds for both STs on each side are 0.76 and 1.74 V , respectively. The delays meet the requirements of a projected power converter. The dead-time required by a power converter is contingent on the supply voltage $V_{I N}$ and the current delivered to the load [67].

### 3.5.1 Results of DTCC measurement

The measured non-overlapping signals produced by the DTCC prototype for a 1 MHz input square wave signal $\Phi_{1}$ and a supply voltage of 3.3 V are shown in Figure 3.8. The figure


Figure 3.9: Measured DTCC performances: (a) Comparison of the experimental and postlayout simulation results of the dead-time delays variation versus the power supply voltage $V_{D D}$. (b) The effect of $V_{D D}$ on the maximum operating frequency of DTCC.
also presents the four states (i.e., CP, ST, CS, and CC), delays (i.e., $t_{d 1}$ and $t_{d 2}$, and signals (i.e., Ph1 and Ph2). A good agreement is reached between the experimental results and the projected timing diagram (Figure 3.3.c). Moreover, the measured results agree well with the post-layout simulation results (Figure 3.9.a). The measured and simulated delays with a precision of $0.01 \%$ and a supply voltage of 3.3 V are equal to $t_{d 1}=35 \mathrm{~ns}$ for $C_{1}=30 \mathrm{fF}$. However, the measured results 62 ns and simulated results 67 ns present a difference in $t_{d 2}$ values for $C_{2}=55 f F$. The results are presented in Figure 3.9.a. An increase in the supply voltage $V_{D D}$ causes a decrease in the generated dead-time between the non-overlapping signals according to a second-order function. In particular, the second-order effect is more distinct in the measurement than in the simulation (Figure 3.9.a). An increase in $V_{D D}$ boosts the $V_{S G}$ values of MP1, MP4, and MP6 (Figure 3.4.a). Moreover, the second-order function relates to the $V_{S G}$ values of the MOSFETs biased in the saturation region and their drain current charge the capacitors $C_{1}$ and $C_{2}$. As presented in Equation 3.3, the $I_{C_{1}}$ and $I_{C_{2}}$ currents delivered to the capacitors are inversely related to the amount of generated dead-time (i.e., a large charging current results in a steep ramp signal, which in turn produces a short dead-time). Therefore, the generated dead-time is associated with $V_{D D}$ by a second-order descending curve. This work experimentally validates the operation of the proposed DTCC.

The validation is performed at different supply voltages $V_{D D}$, over a frequency range of $10 \mathrm{~Hz}-$ 11 MHz , and square input signals. Herein, $t_{d 1}$ and $t_{d 2}$ determine the frequency limitation 11 MHz at different $V_{D D}$. The delays produced by the non-overlapping control signals are independent of the input signal frequency. Therefore, the frequency of the input signal can be increased up to $f p \leq 1 /\left(t_{d 1}+t_{d 2}\right)$. Such a condition represents the extreme case in the proposed design. The effect of changes in $V_{D D}$ on the maximum operating frequency is illustrated in Figure 3.9.b. The limitation is observed to only affect Ph 2 of the non-overlapping signals
generated. This result is due to the fact that an increase in frequency with a specific value of $V_{D D}$ causes the values of $t_{d 1}$ and $t_{d 2}$ to be close. Therefore, Ph 2 disappears while Ph 1 is available. As mentioned previously, dead-time delay drops when $V_{D D}$ increases. A reduced dead-time delay in turn increases the maximum operating frequency (Figure 3.9.b).

The amplitudes of the undershoot and the overshoot ringing near the edge of the measured signals are -1.9 and $+1.1 V$, respectively (Figure 3.10). In Figure 3.10.a, the red and blue curves mark Ph1 and Ph2, respectively. Ph1 reaches a high state when the ringing of its complimentary signal Ph 2 becomes totally damped. The results reveal slight variations in the ringing observed in the non-overlapping parts of control signals which are provided for the gates of the HSPS and LSPS, respectively. The differences may be explained as follows: avoiding any overlap between the on-states of the superimposed complimentary switches of the power converter requires the generation of adequate dead-time $t_{d}$ between the control signals. Figures 3.10 .a and $3.10 . \mathrm{b}$ respectively present the measured $t_{d 2}(62 n s)$ and $t_{d 1}(35 n s)$.

In Figure 3.11, the measured power consumption of the proposed DTCC is shown as a function of the input frequency for different values of $V_{D D}$. The power indicated refers to static and dynamic power. Dynamic power is consumed by the charge and discharge of the capacitive load in the outputs of Ph 1 and Ph 2 of the fabricated chip connected to the half-bridge converter. Additional losses may also be incurred in the active PADs because of the internal CMOS stages used to buffer the I/O signals.

The capacitive load is estimated by measuring the slew rate of the non-overlapping signals generated when the DTCC is connected to the half-bridge converter, that is, $C_{L}=$ $i_{\text {dynamic }} /($ slewrate). The slew rate is equal to $0.16 \mathrm{~V} / n s$ when the signals at the output of the DTCC range from 0.5 V to 3.0 V ; the corresponding dynamic current is 2.5 mA . The circuit has two outputs, namely, Ph 1 and Ph 2 . Dynamic current is consumed to drive the capacitive loads at the outputs of Ph1 and Ph2. Therefore, the total capacitive load of the DTCC is $C_{L p h 1}+C_{L p h 2}=2.5 m A /(0.16 \times 109)=15.62 p F$. Given the inputs of the gate driver having the same circuit, the capacitive load at each output is $C_{L p h 1}=C_{L p h 2}=7.81 p F$.

As shown in Figure 3.11, the power consumption varies with frequency. This relationship is attributed to the switching losses of the MOSFETs that increase almost linearly with the operating frequency. In the proposed DTCC, the output currents $I_{C_{1}}$ and $I_{C_{2}}$ increase with $V_{D D}$. The same is true for the power consumption. Figure 3.11 also presents the variations of power consumption with the operating frequency given eight specific $V_{D D}$ values. The maximum frequency of the circuit changes in line with $V_{D D}$. As the generated dead-time decreases with $V_{D D}$, the upper curve $\left(V_{D D}=4.1 V\right)$ achieves the highest maximum frequency with 11.4 MHz . As the frequency of the non-overlapping signal further increases and exceeds $1 /\left(t_{d 1}+t_{d 2}\right)$, Ph2 drops and then disappears completely. For a valid non-overlapping signal, the power consumption varies from 16.8 mW to 41 mW on the basis of $V_{D D}$, which can vary


Figure 3.10: Measured outputs of Ph1 and Ph2: (a) generated delay $t_{d 2}$ for the high side of half-bridge converter, (b) produced delay $t_{d 1}$ for the low side of half-bridge converter, and the amplitude of individual ringing at the edges of each phase.
from 2.8 V to 4.1 V , and the operating frequency, which ranges from 100 kHz to 11.4 MHz .

### 3.5.2 Validation with Half-Bridge Circuit

The DTCC prototype is validated by implementing a half-bridge circuit with commercial components. The block diagram of the implemented half-bridge circuit with the fabricated DTCC is illustrated in Figure 3.12. The eGaN HEMTs are driven by the LM5113 gate driver (Figure 3.12). The power eGaN FET can work at voltages of up to 100 V and deliver currents as high as $5 A$ to the load. Two independent high-side and low-side TTL logic inputs comprise the gate driver. These inputs are compatible with the fabricated DTCC chip. The LM5113


Figure 3.11: Measured power consumption variation with respect to the input frequency for different values of $V_{D D}$ for $7.81 p F$ estimated capacitive load in each output of Ph1 and Ph2.


Figure 3.12: Block diagram of the test half-bridge circuit with the fabricated DTCC.
contains the required bootstrap (BST) diode. The commercial regulator MCP1703 supplies the gate driver with 5 V (Figure 3.12). For the output stage of the half-bridge circuit, we utilize two eGaN HEMTs from EPC (EPC2012C), two freewheeling diodes (SDM03U40-7) placed in parallel with each power switch to reduce spikes in the inductive load, and a BST capacitor (C1005X5R1E104K050BC). The BST capacitor provides the gate charge for the HSPS, dc bias power for the half-bridge under-voltage lockout circuit, and the reverse recovery charge of the bootstrap diode. The minimum on-time of low-side transistor affects the value of the bootstrap capacitor; a value of over $0.1 \mu F$ is deemed satisfactory. Any power supply noise is removed by connecting two bypass capacitors in parallel between the input voltage $V_{I N}$ and GND [34; 103].

The basic operations of the half-bridge circuit with inconvenient and convenient dead-time


Figure 3.13: Relevant waveforms of half-bridge circuit (a) with inconvenient amount of deadtime, showing the dead-time dependent losses of $\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D}, \mathrm{E}$, and F ; and (b) with a convenient amount of dead-time, showing a significant dead-time dependent loss reduction.
are respectively shown in Figures 3.13.a and 3.13.b. Regardless of the operation, three critical power losses heat up the power switches and substantially affect the safety of the power converter. These power losses depend on the overlap between the activation of the power switches. Hence, they can be minimized using a convenient DTCC. The dead-time dependent power losses (DDPLs) include conduction loss, switching delay loss, and shoot-through loss. These DDPLs are illustrated in Figure 3.13.a with different colors and names (A, B, C, D, E, and F) $[104 ; 105 ; 106]$. Given a convenient amount of dead-time, losses A and B in the halfbridge circuit are totally eliminated, and the volumes of $\mathrm{C}-\mathrm{F}$ are greatly minimized (Figure 3.13.b).


Figure 3.14: Experimental setup of the half-bridge circuit. (a) Measured signals. (b) $R_{L}$ load with $R=100 \Omega$ and $L=150 \mu H$ load. (c) $R_{L}$ load with $R=100 \Omega$ and $L=11.8 \mu H$ load. (d) Test bench. (e) Custom printed circuit board. (f) Packaged fabricated chip. (g) Power GaN transistor.

### 3.5.3 Power Loss Analysis

The total power losses in the designed power converter should be calculated on the basis of the measured parameters from the implemented converter [107; 108] to identify the effects of the proposed DTCC on the implemented half-bridge circuit.

The first DDPL is the conduction loss (Figure 3.13). The conduction loss of the HSPS ( $P_{O N-H}$ ) depends on the switch's on-resistance $\left(R_{O N-H}\right)$ and the amount of current delivered to the load during the operation. The same description applies to the LSPS, that is, $P_{O N-L}$ depends on $R_{O N-L}$. The second DDPL is the switching loss. The switching loss is due to the rise and fall times of the switching voltage VSW (Figure 3.13). The switching loss of the HSPS $\left(P_{S W-H}\right)$ depends on the operating frequency of the power converter. It also relies on $V_{I N}$ and $I_{O}$ [34]. The third DDPL is the body diode loss $\left(P_{D}\right)$, particularly in the Si or SiC MOSFETs. It is mainly caused by the reverse recovery of the inductor current ( $L_{L}$ current) by the body diode of the LSPS. $P_{D}$ depends on the operating frequency of the converter and the forward voltage $\left(V_{D}\right)$ of the LSPS' body diode [48]. For a half-bridge circuit, the gate charge loss $\left(P_{G}\right)$ results from the gate charging of the power switches, and the gate driver loss is caused by gate charging $\left(P_{G D}\right)$. The loss of the fabricated DTCC ( $P_{D T C C}$ ) must be added to the attained DDPLs, $P_{G}$, and $P_{G D}$ losses to achieve the total power loss of the implemented half-bridge circuit [109; 110; 111; 90; 112].

The experimental setup for characterizing the implemented half-bridge circuit with the DTCC prototype is presented in Figure 3.14. The required dead-time for a power converter depends on the values of the load and $V_{I N}$. In this work, we measure the performance of the halfbridge circuit with the fabricated DTCC under two conditions. In the first condition, the


Figure 3.15: Measured waveforms of the test half-bridge circuit with the fabricated DTCC circuit.
input voltage $\left(V_{I N}\right)$ is $24 V$, and the half-bridge circuit is configured to drive a $100 \Omega$ resistor in series with a $11.8 \mu \mathrm{H}$ inductor. In the second condition, $V_{I N}$ is 45 V , and the load is a $100 \Omega$ resistor in series with a $150 \mu H$ inductor. Figure 3.14.a shows a screenshot of the circuit in the first condition ( $\left.V_{I} N=24 V, R_{L}=100 \Omega, L_{L}=11.8 \mu H\right)$ taken by an oscilloscope. Meanwhile, Figures 3.14.b and 3.14.c present the output loads in the experimental setup for the two conditions. Figure 3.14.d illustrates the measurement setup. Figure 3.14.e shows the test's printed circuit board, including the half-bridge circuit. The size of the custom printed circuit board (PCB) used to characterize the half-bridge is $2.54 \mathrm{~cm} \times 3 \mathrm{~cm}$ and the size of the power switches are $1.7 \mathrm{~mm} \times 0.9 \mathrm{~mm}$. Figures 3.14.f and 3.14 .g respectively demonstrate the fabricated wire-bonded chip (DTCC) and one tiny power switch.

Figure 3.15 plots the measured waveforms of the half-bridge circuit with the DTCC under the second condition. As shown in Figures 3.14.a and 3.15, the DDPLs decrease significantly. The switching loss of the power switches is associated with the rise and fall times $\left(t_{r}, t_{f}\right)$ of the $V_{S W}$ (Figure 3.13). The same is illustrated in Figure 3.15. In the ON-state, the conduction loss of the power switches varies with the differences between the high levels of $V_{I N}$ and $V_{S W}$. In the OFF-state, the conduction loss depends on the differences between the zero and low levels of $V_{S W}$ (Figure 3.13.a). As for the shoot-through loss, it is attributed to the A and B parts of the $V_{S W}$ waveform (Figure 3.13.a). These parts are eliminated in the presented experimental results in Figure 3.15.


Power Loss Distribution of Half-bridge
Figure 3.16: Histogram of the calculated power losses of the test half-bridge circuit with and without the fabricated DTCC.

### 3.5.4 Calculation of Power Losses

Figure 3.16 shows the histogram of the losses of the half-bridge circuit with and without the DTCC prototype. The blue and orange colors in the figure respectively represent the calculated losses of the half-bridge circuit with and without the fabricated DTCC. The power losses associated with the DDPLs of the half-bridge circuit with and without the DTCC prototype are 403.774 and 682.738 mW , respectively. This result implies a $40 \%$ improvement with the use of the proposed DTCC. The half-bridge circuit with the fabricated DTCC consumes 563.774 mW of total power; without the DTCC prototype, it consumes 834.538 mW . This result implies a $32 \%$ improvement in total power consumption when the proposed DTCC is utilized.

The maximum operating temperatures of the sensitive devices with and without the proposed DTCC are calculated. The results highlight the significance of the improvement of the power losses in the operation of the components of the half-bridge circuit. Figure 3.16 shows that the highest power loss corresponds to the switching loss of the HSPS $\left(P_{S W}\right)$. The total power losses of the HSPS (i.e., $P_{O N-H}+P_{S W}$ ) with and without the proposed DTCC are 663.558 and 404.11 mW , respectively. According to the equations in $[109 ; 110 ; 111 ; 90 ; 112]$ and the specifications of EPC2012C, the calculated operating temperatures of the HSPS with 3.4 and without 3.5 the DTCC are

$$
\begin{gather*}
T_{J a}=404.11 \mathrm{~mW} \times 85^{\circ} \mathrm{C} / \mathrm{W}+85^{\circ} \mathrm{C}=119.3^{\circ} \mathrm{C}  \tag{3.4}\\
T_{J b}=663.558 \mathrm{~mW} \times 85^{\circ} \mathrm{C} / \mathrm{W}+85^{\circ} \mathrm{C}=141.4^{\circ} \mathrm{C} \tag{3.5}
\end{gather*}
$$

The calculated $T_{J a}$ and $T_{J b}$ remain below the absolute maximum rating of $T_{J}=150^{\circ} \mathrm{C}$ of EPC2012C. Nonetheless, the $22.1^{\circ} \mathrm{C}$ improvement in the maximum temperature greatly enhances the safety of the half-bridge circuit. Table 3.2 presents the measured performance of

Table 3.2: Performance comparison with previous works.

|  | $[4]$ | $[107]$ | $[110]$ | $[111]$ | This work |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Results | Measured | Measured | Measured | Measured | Measured |
| Tech $(. \mathrm{nm})$ | 180 | 65 | 350 | 350 | 350 |
| $f_{p}(M H z)$ | 10 | 10 | 10 | 0.1 | 1 |
| $t_{d}(n s)$ | 0.125 | 1 | Analog | 200 | 35 and 62 |
| $I_{O}(m A)$ | 200 | 120 | 600 | 500 | 210 |
| $V_{I N}(V)$ | 12 | 5 | 3.6 | 250 | 45 |
| $\Delta P_{\text {loss }}(\%)$ | 30.5 | - | - | - | 32 |
| Efficiency | $81.2 \%$ | $76.4 \%$ | - | $77 \% @ 20 W$ | $82 \%$ |

the half-bridge circuit with the proposed DTCC. The switching frequency $\left(f_{p}\right)$, dead-time delay $\left(t_{d}\right)$, output current $\left(I_{O}\right)$, input voltage ( $V_{I N}$ ), technology (Tech.), total loss improvement $\left(\Delta P_{\text {loss }}\right)$, and efficiency are compared with the reported measurement (Measured) results of other solutions. The proposed DTCC circuit obviously provides the low and high sides of the half-bridge circuit with independent dead-time delays of 35 and $62 n s$, respectively. These dead-times are robust and able to reduce the dependent losses of the half-bridge circuit by $40 \%$. They also enhance the total power consumption by $32 \%$. Meanwhile, the losses greatly decrease the maximum operating temperature of the half-bridge circuit. With the application of the proposed DTCC, the maximum operating temperature is considerably improved, thereby boosting the safety of the half-bridge circuit. A convenient dead-time can decrease the values of $t_{r}, t_{f}$, and the average delivered current. However, the values of $V_{I N}$ and the operating frequency are fixed. That is why the amount of improvement of switching loss is limited.

### 3.6 Conclusion

This study puts forward a circuit for generating dead-time delays to realize the proper nonoverlapping operation of power converters. In traditional dead-time circuits, logic gates and inverters are used to create delays. Such scheme is prone to variations and limitations. By contrast, the proposed DTCC uses timing elements that integrate precise capacitors and current sources. The proposed DTCC can produce relatively long and independent time delays for HSPS and LSPS. The generated delays between the non-overlapping control signals meet the general requirements of half-bridge power converters. The proposed DTCC occupies a silicon area of $70 \mu m \times 180 \mu m$. It is validated using a test half-bridge circuit supplied at 45 V and 1 MHz . The half-bridge circuit is implemented with discrete off-the-shelf components. The effects of the proposed DTCC on the losses of the test converter are evaluated herein. The results show that the proposed DTCC improves the dead-time dependent converter losses by $40 \%$. The measured performance of the presented DTCC is also compared with that of
previous solutions.

## Chapter 4

## A Reconfigurable Single-supply Multiple-level Down-shifter for System-on-Chip Applications

### 4.1 Résumé

Un nouveau décaleur abaisseur de niveau destiné à la conversion de signaux d'amplitudes différentes dans des applications de système sur puce $(\mathrm{SoC})$ est présenté. Cette nouvelle architecture de décaleur abaisseur à alimentation unique, mise en œuvre dans une technologie CMOS AMS de $0.35 \mu \mathrm{~m}$, fournit plusieurs niveaux reconfigurables. Une structure de circuit connectée par diode, une source de courant, cinq portes de transmission, une combinaison diode-supercondensateur et des tampons d'entrée/sortie sont utilisés pour mettre en œuvre ce décaleur de niveau reconfigurable. Le circuit reçoit un signal en forme d'impulsion avec une amplitude de 3.3 V , et fournit trois signaux différents avec des amplitudes nominales de 1.2 V , 1.8 V et 2.5 V selon la configuration du circuit. Le circuit proposé pilote avec succès une gamme de charges capacitives entre 10 fF et 350 pF . Le circuit présenté consomme une puissance statique et dynamique de $62.37 p W$ et $108.9 \mu W$, respectivement à partir d'une alimentation de 3.3 V , à une fréquence de fonctionnement de 1 MHz et une charge capacitive de 10 pF . Les résultats de la simulation post-layout montrent que les délais de propagation de chute et de montée des trois configurations sont respectivement de l'ordre de $0.54 n s-26,5 n s$ et de $11.2 n s-117,2 n s$. Il occupe une surface de $80 \mu m \times 100 \mu m$.

### 4.2 Abstract

A novel level down shifter intended for translation of signals with different amplitudes in System-on-Chip (SoC) applications is presented. This new single supply down-shifter architecture, implemented in a $0.35 \mu \mathrm{~m}$ AMS CMOS technology provides multiple reconfigurable
levels. A diode connected circuit structure, a current source, five transmission gates, a diodesupercapacitor combination, and input/output buffers are employed to implement this reconfigurable level shifter. The circuit receives a pulse shaped signal with an amplitude of 3.3 V , and provides three different signals with nominal amplitudes of $1.2 \mathrm{~V}, 1.8 \mathrm{~V}$, and 2.5 V depends on the circuit configuration. The proposed circuit successfully drives a range of capacitive loads between $10 f F$ and $350 p F$. The presented circuit consumes a static and a dynamic power consumptions of $62.37 p W$ and $108.9 \mu W$, respectively from a 3.3 V supply, at an operating frequency of 1 MHz and a capacitive load of 10 pF . Post-layout simulation results show that the fall and rise propagation delays of the three configurations are in the range of $0.54 n s-26.5 n s$ and $11.2 n s-117.2 n s$, respectively. It occupies an area of $80 \mu \mathrm{~m} \times 100 \mu \mathrm{~m}$.

### 4.3 Introduction

Level shifters, whether up or down, are key building blocks in integrated electronic systems, including System-on-Chip (SoC), and System-in-Package (SiP) applications $[63 ; 113 ; 34 ; 114$; $115 ; 17]$. Figure 4.1.a shows an example of a SoC module including various building blocks integrated inside a single chip $[116 ; 117 ; 118]$. SiP systems are very dense devices combining separate chips implemented in different process and packaged together using a two-dimensional (2-D) or three-dimensional (3-D) substrate, as depicted in Figure 4.1.b. Dense integrated systems regrouping many building blocks like SoC and SiP require different voltage supply levels. For example, CPU can operate between 0.9 V to 1.2 V , while USB interfaces may require up to +5 V for proper operation $[119 ; 120]$. Moreover, analog $\mathrm{I} / \mathrm{Os}$ with higher voltages $(1.8 \mathrm{~V}$, 2.5 V , and 3.3 V ) are inevitable to allow proper interface between many different chips [121]. Thus, level shifters are essential circuits in both SoCs and SiPs to allow signal compatibility between all building blocks $[32 ; 122 ; 60 ; 123]$.

Both level down and level up-shifter are important. A level down-shifter (LDS) receives a signal from a circuit operating at a higher supply voltage, and converts it to drive a circuit operating at a lower supply voltage [124]. A simple method for down converting the level of a signal is using a resistive voltage divider circuit. However, this technique is very slow $(<1 M H z)$, and consumes a considerable amount of power. Level-down shifting can also be achieved using a single MOSFET with the drain connected to the high-voltage side and the source connected to the low-voltage side, while the gate is activated, and the source is pulled up by a resistor. This method is also power hungry and is limited to a few $\mathrm{MHz}[64]$.

Designing a high-performance level down-shifter with low power consumption and short propagation delay is challenging. Many SoCs include power transistors using thick oxide layers, generating large parasitic capacitances $[125 ; 126 ; 127]$. The level shifters employed in these systems must drive large capacitive loads [9]. In [124], a high-performance level shifter in which the energy consumption is decreased by a bootstrap input stage is presented to improve the


Figure 4.1: Conceptual diagrams for: (a) SoC module, (b) SiP module cross section, (c) The conventional LDS, and (d) The proposed LDS.
fan-in load. This level down converting structure can drive a capacitive load between $0.1 p F$ and $1 p F$. A dual supply level down shifter driving a $2-p F$ capacitive load was presented in [113]. This topology reduces the active area and the resulting energy-delay, but it is not optimized in the aspect of the power consumption. Besides, it is not a single supply structure.

It is worth noting that conventional LDS circuits need the whole lower supply voltage when down shifting a higher voltage signal to multiple lower signals $[128 ; 129 ; 130]$. Such a configuration is illustrated in Figure 4.1.c. An example of a $3.3-V$ module communicating with other modules at $1.2 \mathrm{~V}, 1.8 \mathrm{~V}$, and 2.5 V and the three required voltage supplies is shown. Therefore, the number output connections of such a multiple voltages SoCs increases, which increases the power consumption [122]. Designing a high-performance single-supply LDS to drive large capacitive loads is a challenging task.

In this paper, we present a reconfigurable structure of a novel LDS that uses a single supply voltage of 3.3 V to down shifting a 3.3 V signal to one of the three levels; $2.5 \mathrm{~V}, 1.8 \mathrm{~V}$, and 1.2 V as shown in Figure 4.1.d. The main idea of this work comes from combination of a diodeconnected feature and a current source. The diode connected part is controlled dynamically by the input signal that has the higher amplitude. The connection point of diode-connected circuit and the current source provide the output signal with the lowest amplitude. The rest of this paper is organised as follows. In Section 4.4, the main concept and the beneficial advantages of proposed LDS are discussed. Section 4.5 presents the implementation of the LSD's building circuits. The post-layout simulation results are presented and discussed in section 4.6, and the conclusion is given in section 4.7.


Figure 4.2: The proposed RSS-LDS: (a) Main concept, (b) General explanation of system reconfigurability scheme, and (c) Realization of the controller circuit.

### 4.4 Proposed Reconfigurable Level Down Shifter

The proposed LDS circuit is based on the particular operation of a diode, the anode of which is connected to the supply $\left(V_{d d}\right)$ and the cathode of which is sunk by a current source. As shown in Figure 4.2.a, the amount of dropped voltage across the diode ( $V_{D}$ ) depends on the amount of sunk current from its cathode $\left(I_{D}\right)$. In Figure 4.2 , we have $V_{O}=V_{d d}-V_{D}$. The proposed LDS is leading to a reconfigurable single supply level down shifter (RSS-LDS). Figure 4.2.b illustrates the reconfigurable scheme ( $S_{0} S_{1} S_{2}$ ), and how a single supply is used to multiple voltages $\left(V_{D 1}, V_{D 2}, \ldots\right)$ and $V_{\text {prog }}$ to the output buffers. An offchip supercapacitor $\left(C_{S S}\right)$ is charged by an on-chip diode to deliver the $I_{S S}$ to provide the floating supply $V_{p r o g}$ to the output buffer (Figure 4.2.b). The voltage value provided at node $V_{\text {prog }}$ by this bootstrap mechanism involving $I_{S S}$ and $C_{S S}$ can be change. Consequently, the amplitude of the output signal can be selected. To provide reconfigurability, three switches $S_{0}, S_{1}$, and $S_{2}$ are employed to change the number of diode voltages contributing to node $V_{\text {prog }}$. The following equation describes the resulting voltage at $V_{\text {prog }}$.

$$
\begin{equation*}
V_{\text {prog }}=V_{d d}-V_{D 0}-\left[\left(S_{0} \bar{S}_{1} \bar{S}_{2}\right) V_{D 1}+\left(\bar{S}_{0} S_{1} \bar{S}_{2}\right)\left(V_{D 1}+V_{D 2}\right)+\left(\bar{S}_{0} \bar{S}_{1} S_{2}\right)\left(V_{D 1}+V_{D 2}+V_{D 3}\right)\right] \tag{4.1}
\end{equation*}
$$

The direction of current flowing between $V_{d d}$ to $V_{\text {prog }}$ is shown by a red arrow when the S 2 is closed ( $\bar{S}_{0} \bar{S}_{1} S_{2}=1$ ). In this configuration, there are three diodes ( $\left.V_{D 1}, V_{D 2}, V_{D 3}\right)$, in addition to the main diode ( $V_{D 0}$ ), in the path for delivering $I_{S S}$. As a result, the $V_{\text {prog }}$ node provides the lowest supply voltage to the output buffer, providing a low-voltage pulse at the output. Figure 4.2.c shows how the diode connected architecture is controlled dynamically by the input signal with the highest voltage. For this purpose, MP1 is controlled by two switches $\left(S_{3}, S_{4}\right)$ and has two operating modes (diode-connected mode and sleep mode). The activation signals of $S_{3}$ and $S_{4}$ comes from the outputs of two series inverters. Since the input pulse is


Figure 4.3: Circuit diagram of the proposed RSS-LDS.
connected to the first inverter, each switch is activated by one of the levels of the input pulse, respectively. When $S_{4}$ is closed, MP1 works in the diode-connected mode and delivers current to the circuit. In the opposite mode, when $S_{3}$ is closed, MP1 is turned off and the system is put in sleep mode.

The essential benefits attained by the proposed RSS-LDS are:

- Contrary to the traditional LDS, the proposed RSS-LDS needs only one voltage supply $\left(V_{d d}\right)$ while it can generate an output signal of three different amplitudes. For communicating with the other building blocks of a multiple voltages SoC , the proposed RSS-LDS does not require three separated DC-DC convertors and regulators. Thus, a sheer amount of power and area can be saved in the multiple voltage SoCs using the presented RSS-LDS.
- Compared with the conventional LDS, the proposed RSS-LDS employs diode-connected structure and a current source for realizing the presented concept. Therefore, depending on the number of superimposed diode-connected structure and the selected point between the diodes, the value of floating $V_{\text {prog }}$ node can be adjusted. This provides a reconfigurable scheme to provide different voltage levels at the output.
- Finally, the proposed RSS-LDS, due to the utilization of the diode-connected and the bootstrap mechanisms, can drive large capacitive loads, which is an important requirement of an SoC in which high-voltage and low-voltage modules communicating with each other are combined in the same chip.


### 4.5 Circuit Implementation

Figure 4.3 shows the transistor level implementation of the proposed RSS-LDS circuit. It is composed of different subblocks including input inverters, controlling circuits to provide a

Table 4.1: Components specifications of the proposed RSS-LDS.

| Controlling part | Components | MP1 | MP5 | MP6 | MP7,MN3 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{W}(\mu \mathrm{m})$ | 75 | 15 | 15 | 5 |
|  | $\mathrm{L}(\mu m)$ | 0.45 | 0.35 | 0.35 | 0.35 |
| Current source | Components | MP9 | MN1 | MN4 |  |
|  | $\mathrm{W}(\mu \mathrm{m})$ | 75 | 15 | 15 |  |
|  | $\mathrm{L}(\mu m)$ | 0.45 | 0.35 | 0.35 |  |
| Reconfigurable part | Components | MP2 | MP3 | MP4 | $S_{0} S_{1} S_{2}$ |
|  | W( $\mu \mathrm{m}$ ) | 28 | 20 | 0.5 | 45 |
|  | $\mathrm{L}(\mu m)$ | 0.35 | 0.35 | 0.5 | 0.35 |
| Bootstrap mechanism | Components | MP10 | Cap. | $C_{S S}$ |  |
|  | W( $\mu \mathrm{m}$ ) | 45 | Value | $2.2 \mu \mathrm{~F}$ |  |
|  | $\mathrm{L}(\mu m)$ | 0.35 |  |  |  |
| Input inverter Output buffer | Components | MP8, MN2 | MP8, MN2 | MP6 | MN12 |
|  | $\mathrm{W}(\mu \mathrm{m})$ | 1 | 5 | 10 | 10 |
|  | $\mathrm{L}(\mu m)$ | 0.35 | 0.35 | 0.35 | 0.35 |

bimodal operation for MP1, reconfigurable part, current source, bootstrap mechanism, and output buffer. The supply voltage of the proposed RSS-LDS is $V_{d d}=3.3 \mathrm{~V}$. It receives a input pulse signal of an amplitude of 3.3 V and can generate three output signal levels of nominal amplitudes of $1.2 \mathrm{~V}, 1.8 \mathrm{~V}$, and 2.5 V , depending on the states of the controlling switches. The presented circuit is using a floating voltage node at $V_{\text {prog }}$, which allows the circuit to be reconfigurable, thanks to a bootstrap mechanism.

Since $V_{\text {prog }}$ is supplying the output buffer, the voltage value at node Vprog must be lower than the gate voltage of MP11, when the input signal level is high. Indeed, in this state, the requirement of $V_{S G} \leq V_{T H}$ of MP11 must be met to avoid MP11 from being turned on. This requirement can be difficult to meet when the circuit is configured to generate a pulse of 1.2 V because the $V_{S G}$ of MP11 is equals $V_{D 4}-V_{D 0}$, and must be lower than the $V_{T H}$ of MP11, when the input signal is high. To achieve this essential requirement, the width of MP10 must be made a few times larger than the width of MP4.

In addition, in all settings, the circuit must be able to deliver enough driving current from $V_{d d}$ to $V_{p r o g}$ to drive a considerable load value with the output buffer. Therefore, the width of $S_{0}, S_{1}, S_{2}$, and MP10 must be made large enough to meet this requirement. It should be noted that the width of MP2, MP3, and MP4 must be made a few times smaller than the width of the switches and MP10 to meet this requirement and allow proper operation of MP11 in the worst case scenario. Table 4.1 shows the aspect ratios of the utilized transistors and the capacitance value of the off-chip capacitor used to implement the RSS-LDS.

In this circuit, when the input signal is low, MP5 is turned off. In the same condition, MP6 is turned on to put MP1 in a diode-connected transistor configuration, so it can deliver the current $I_{D}$ to the lower side diode-connected transistors (MP2-MP4). Similarly, MP9 is turned


Figure 4.4: Layout view of the proposed RSS-LDS implemented in $0.35 \mu \mathrm{~m}$ CMOS process.
on to allow the current source mirroring the current of MN1 to the diode-connected transistors. In this case, assuming the circuit is configured to generate a pulse level of 1.8 V at the output ( $S_{1}$ is closed), the current of $I_{S S}$ (the difference of $I_{D}$ and the current of MN1) pass from $S_{1}$ and MP10 to charge the $C_{S S}$ and create the needed voltage at node $V_{\text {prog }}$ to supply the output buffer. In contrast, when the input is high, MP5 is turned on to force MP1 to be shut down. MP9 dictates the shutdown of the current source.

### 4.6 Post-Layout Simulation Results

The proposed RSS-LDS circuit was designed and implemented in a standard $0.35 \mu \mathrm{~m}$ AMS CMOS technology. It occupies only $80 \mu m \times 100 \mu m$ of silicon area as shown in Figure 4.4. Figure 4.5 shows the post-layout simulation of the presented RSSLDS when it is configured to provide a pulse level of 2.5 V . The top part of this figure shows the results for a $1-\mathrm{MHz}$ input frequency at 3.3 V , and a $10-p F$ capacitive load. In these conditions, the falling and the rising edge propagation delays are $0.8 n s$ and $40.2 n s$, respectively. The bottom part of Figure 4.5 presents the performance of the circuit with a $350-p F$ capacitive load. The rise time becomes long at such big loads. However, the output signal could reach 2.5 V . In this case, an output buffer should be utilized to regenerate the output pulse. It should be noted that the rising edge propagation delay $\left(r_{p d}\right)$ happens when the signal goes above the $V_{T H}$ of n-type MOSFET of inverter. Similarly, the falling edge propagation delay $\left(f_{p d}\right)$ happens when the $V_{S G}$ of p-type MOSFET of inverter pass the condition of $V_{S G} \geq V_{T H}$.

Table 4.2 presents the post-layout simulation results of the presented RSS-LDS at a $3.3-V$ supply voltage and an operating frequency of 1 MHz for three output level $(1.2 \mathrm{~V}, 1.8 \mathrm{~V}$, and $2.5 \mathrm{~V})$. The important parameters of this design are the static power consumption $\left(P_{S}\right)$ and the dynamic power consumption $\left(P_{d y n}\right)$, which is equal to $C_{L} f_{p}\left(V_{d d}\right)^{2}$, the rising edge propagation delay $\left(r_{p d}\right)$, and the falling edge propagation delay $\left(f_{p d}\right)$. The performance of the circuit is


Figure 4.5: Resulting performance of the RSS-LDS at the three configurations at $V_{d d}=3.3 \mathrm{~V}$ and operating frequency $=1 \mathrm{MHz}$.

Table 4.2: Internal capacitances for a power MOSFET.

| Output Level | 1.2 V | 1.8 V | 2.5 V |
| :---: | :---: | :---: | :---: |
| $C_{L}$ | $10 f F-100 p F$ | $10 f F-150 p F$ | $10 f F-350 p F$ |
| $P_{S}$ | $58.87 p W$ | $60.78 p W$ | $62.37 p W$ |
| $P_{d y n}$ | $108.9 n W-1.08 m W$ | $108.9 n W-2.72 m W$ | $108.9 n W-3.81 \mathrm{~mW}$ |
| $r_{p d}$ | $11.2 n s-117.2 n s$ | $24.2 n s-78.8 n s$ | $37.5 n s-74.6 n s$ |
| $f_{p d}$ | $1.7 n s-26.5 n s$ | $0.7 n s-19.8 n s$ | $0.54 n s-14.2 n s$ |

evaluated across the frequency of the input signal. For $1.2 \mathrm{~V}, 1.8 \mathrm{~V}$, and 2.5 V output levels, reasonable output signals are achieved to up to 100 MHz for a $10-p F$ capacitive load.

The performance comparison of the RSS-LDS with the recently published circuits when configured to generate a 2.5 V pulse level is presented in Table III. A Figure-of-Merit (FoM) is defined to provide a fair comparison. The used FoM is the result of the multiplication of $C_{L}$, $f_{P}, N C$ (Number of Configuration), $V_{d d}$, and square of process divided by the multiplication of the total power $\left(P_{\text {total }}\right)$, the total delay $\left(D_{\text {total }}\right)$, and the NS (Number of Supply):

$$
\begin{equation*}
F o M=\frac{C_{L} \times f_{P} \times N C \times V_{d d} \times(\text { Procsess })^{2}}{P_{\text {total }} \times D_{\text {total }} \times N_{S}} \tag{4.2}
\end{equation*}
$$

As shown in the defined FoM, the inconvenient circuit parameters are put in the denominator of equation. Therefore, the circuit with higher power consumption, longer propagation delay,

Table 4.3: Performance comparison of the proposed RSS-LDS configured to generated 2.5V.

| References | $[131]$ | $[113]$ | $[124]$ | $[125]$ | This work |
| :--- | :---: | :---: | :---: | :---: | ---: |
| $V_{d d}$ | 1.8 | 1.2 | 1.2 | 1.8 | 3.3 |
| Tech. $(\mathrm{nm})$ | 180 | 65 | 65 | 180 | 350 |
| Typ. | Up | Down | Down | Up | Down |
| $f_{P}(M H z)$ | 1 | 500 | 500 | 1 | 1 |
| $C_{L}(p F)$ | 0.023 | 0.45 | 1 | 0.043 | 10 |
| $P_{S}(W)$ | $92 p$ | $0.65 m$ | $1.28 m$ | $0.99 n$ | $62.37 p$ |
| $P_{d y n}(W)$ | $76.24 n$ | $324 \mu$ | $720 \mu$ | $470 n$ | $108.9 \mu$ |
| $r_{p d}(n s)$ | 6.1 | 0.4 | 0.25 | 1.4 | 40 |
| $f_{p d}(n s)$ | 6.1 | 0.8 | 0.5 | 1.4 | 0.8 |
| $N S$ | 2 | 2 | 1 | 2 | 1 |
| $N C$ | 1 | 1 | 1 | 1 | 3 |
| FoM $\left(\times 10^{-6}\right)$ | 0.73 | 0.48 | 1.66 | 0.94 | 2.72 |

and more NS, could achieve smaller score. On the other hand, according to the parameter of nominator of the defined equation, the circuits with more NC, where could drive bigger capacitive loads, while is working in higher frequency at a specific supply and process, would attain larger score. So, the best FoM is the largest one. As it is shown in the Table III, the presented RSS-LDS achieves larger FoM compared to the prior works. This ensures the better performance of the presented design.

### 4.7 Conclusion

This paper proposes a new level down shifter to be an convenient interface between highvoltage and low-voltage parts in SoC applications. The presented Reconfigurable Single Supply Level Down Shifter (RSS-LDS) employs diode-connected structures, current sources, and bootstrap technique to realize the idea. The privilege of the proposed methodology is being single supply, reconfigurable, and capable of driving large capacitive loads. The defined FoM involved eight parameters of proposed RSS-LDS to implement a fair comparison where achieved the best score. To prove the concept, the results of post-layout simulation are presented in the tables and figures.

## Chapter 5

## A 9.2-ns to 1-us Digitally Controlled Multi-Tuned Deadtime Optimization for Efficient GaN HEMT Power Converters

### 5.1 Résumé

Cet article présente un nouveau circuit de contrôle du temps mort ajustable fournissant un délai optimal pour l'optimisation des convertisseurs de puissance. Notre méthode peut réduire les pertes liées au temps mort tout en améliorant l'efficacité et la densité de puissance d'un convertisseur de puissance donné. Le circuit présente un élément de retard reconfigurable pour générer une large gamme de temps mort pour différentes applications de conversion de puissance avec des charges et des tensions d'entrée variables. L'équation du temps mort optimal pour les convertisseurs buck est dérivée, et sa dépendance à la tension d'entrée et à la charge est discutée. Les résultats expérimentaux montrent que le circuit présenté peut fournir une large gamme de délais de temps mort, allant de 9.2 ns à 1000 ns . La consommation d'énergie du circuit présenté est mesurée pour différentes charges capacitives $C_{L}$ et fréquences de fonctionnement $f_{s}$. Le circuit a consommé une puissance comprise entre $610 \mu \mathrm{~W}$ et $850 \mu \mathrm{~W}$ sur les plages de temps mort mesurées alors que $C_{L}=12 p F, V_{d d}=3.3 \mathrm{~V}$, et $f_{s}=200 \mathrm{kHz}$. Le générateur de temps mort proposé peut fonctionner jusqu'à 18 MHz lorsque le temps mort minimum de $9.2 n s$ est sélectionné. Le circuit présenté occupe une surface de $150 \mu m \times 260 \mu m$. La puce fabriquée est connectée à un convertisseur buck pour valider le fonctionnement du circuit proposé. Le rendement d'un convertisseur buck typique avec un $T_{D L H}$ minimum et un $T_{D H L}$ optimal à $I_{\text {Load }}=25 \mathrm{~mA}$ est amélioré de $12 \%$ par rapport à un convertisseur avec un temps mort fixe de $T_{D L H}=T_{D H L}=12 \mathrm{~ns}$.

### 5.2 Abstract

This paper presents a tunable new deadtime control circuit providing an optimal delay for power converter optimization. Our method can reduce the deadtime loss while improving the efficiency and power density of a given power converter. The circuit presents a reconfigurable delay element to generate a wide range of deadtime for different power conversion applications with varying loads and input voltages. The optimal deadtime equation for buck converters is derived, and its dependency on the input voltage and load is discussed. Experimental results show that the presented circuit can provide a wide range of deadtime delays, ranging from $9.2 n s$ to 1000 ns . The power consumption of the presented circuit is measured for different capacitive loads $\left(C_{L}\right)$ and operating frequencies (fs). The circuit consumed a power between $610 \mu \mathrm{~W}$ and $850 \mu \mathrm{~W}$ across the measured deadtime ranges while $C_{L}=12 p F, V_{d d}=3.3 \mathrm{~V}$, and $f_{s}=200 \mathrm{kHz}$. The proposed deadtime generator can operate up to $18 M H z$ when the minimum deadtime of $9.2 n s$ is selected. The presented circuit occupies an area of $150 \mu m \times 260 \mu m$. The fabricated chip is connected to a buck converter to validate the operation of the proposed circuit. The efficiency of a typical buck converter with minimum $T_{D L H}$ and optimal $T_{D H L}$ at $I_{L o a d}=25 \mathrm{~mA}$ is improved by $12 \%$ compared to a converter with a fixed deadtime of $T_{D L H}=T_{D H L}=12 \mathrm{~ns}$.

### 5.3 Introduction

Efficient power converters are essential circuits used in System-in-Packages (SiP) modules for distributing power to the different building blocks [132]. Many high-performance applications, such as video processing [133], are particularly power-hungry. Power converters are ubiquitous in industrial and consumer electronics. They are employed in so many applications, from smartphones, tablets, and headphones [16; 134], to TV sets, car electronics, wireless power chargers for electric vehicle [135; 17], public fitness equipment [136], and wearable medical devices [137]. Power converters, such as DC-DC converters, bridges (half and full), and class-D power amplifiers, must present high efficiency and power density [138; 139; 30; 140]. A thorough analysis of losses must be performed, so a power converter design can meet these key criteria $[141 ; 142 ; 143]$. Losses must be examined at the component and peripheral circuits levels to improve converter performance. Si MOS, SiC MOS, and GaN transistors are the most frequently used power switches in power converters [144; 145; 146; 147; 148]. A Figure of Merit $(F o M)=Q_{O S S} R_{O N}$ is recommended in [149] to the advantage of GaN's over Si or SiC ( $Q_{O S S}$ and $R_{O N}$ are the output capacitor charge and the on-resistance of the power switch, respectively). Furthermore, the GaN transistor does not suffer from reverse recovery loss due to the absence of a body diode, has a lower gate charge, and a smaller output capacitance than with Si or $\mathrm{SiC}[150 ; 151]$. The carrier mobility in the 2D electron gas (2DEG) channel is considerably faster in the GaN transistor, and the breakdown voltage is higher due to its large acute electric field [152; 153]. Hence, GaN transistors are excellent candidates for ultra-high-power density operation. Figure 5.1 shows the different types of losses found in power


Figure 5.1: Conventional power converter (a) Simplified schematic, (b) Waveforms with GaN HEMT power switches, and (c) Waveforms with Si MOSFET power switches.
converters. Figure 5.1.a depicts a simplified schematic of a conventional power converter. Figure 5.1.b illustrates the power converter's essential waveforms needed for the case of GaN transistors. In contrast, Figure 5.1.c shows the needed power converter's waveforms when the power switches are implemented with Si MOSFETs.

The rise and fall times ( $t_{r}$ and $t_{f}$ ) of the main curve of the power converter ( $V_{S W}$ ) are shorter when GaN transistors are used, as shown in Figures 5.1.b and 5.1.c. In the same condition, the switching time of the GaN transistors is six times faster than for Si MOSFET [152]. Accordingly, the switching losses $P_{S W}$ of the GaN transistors are minimized because the overlap of $I_{D S}$ and $V_{D S}$ of the high-side power switch (HSS) is minimized when the $t_{r}$ and $t_{f}$ of $V_{S W}$ are shorter [152]. Figures 5.1.b and 5.1.c show that the power converter using GaN transistors has a significantly lower conduction loss $\left(P_{C O N}\right)$. The $P_{C O N}$ equals the value of $R_{O N}$ times the value of the RMS current of the power switches (see the Appendix for more details). GaN transistors achieve lower conduction loss because their $R_{O N}$ is smaller than that of Si MOSFETs. Another type of loss in power converters is due to the reverse recovery charge $Q_{R R}$ in the freewheeling of the low-side switch (LSS). This loss equals the multiplication of $Q_{R R}, V_{I N}$, and the operating frequency $f_{S}$ of the converter (see the Appendix).

Moreover, this loss can be significant in power converters with Si MOSFETs. However, the loss is almost zero in GaN-based converters because the GaN is a majority carrier device, and it does not have reverse recovery-based loss. This point is clarified in Figures 5.1.b and 5.1.c for Si and GaN-based converters, respectively. Another factor that contributes to the switching loss is the stored energy in the output capacitance of the power switch, which is dissipated during the turn-on time. This loss $\left(P_{C A P}\right)$ depends on the output charge of the power switch $\left(Q_{O S S}\right)$ and equals the multiplication of $Q_{O S S}, f_{S}$, and $V_{I N}$ (see the Appendix). GaN devices also have small output capacitances compared with Si MOSFETs. Accordingly, they exhibit a much smaller $P_{C A P}$. The LSS body diode in power converters can conduct during the deadtime, resulting in a power loss associated with the forward voltage of the


Figure 5.2: GaN transistor: (a) Cross section of the lateral structure (b) simplified behavior in $1^{\text {st }}$ and $3^{r d}$ quadrant.
diode. Although GaN devices have no body diode, their symmetry helps in conducting in the third quadrant with a diode-like behavior. The lateral GaN structure is comprised of a source and drain that are linked by a 2DEG channel, with the Gate controlling the conductivity of the 2DEG. 5.1.a and 5.1.b illustrate the cross-sectional view of the lateral structure of a GaN transistor and its behavior in the first and third quadrants, respectively. When the current flows in reverse conduction in GaN devices, the drain and source terminals can swap the termination. GaN transistors have a high third quadrant conduction (e.g., $V_{S D}$ of 2 V at 10 A for LMG5200 compared to $\sim 1 V$ for Si MOSFETs). Hence, GaN devices typically exhibit a higher power loss during deadtime $P_{D T}$. This power loss can be calculated as follows:

$$
\begin{equation*}
P_{D T}=f_{S} \times V_{S D} \times I_{o u t} \times\left(T_{D L H}+T_{D H L}\right) \tag{5.1}
\end{equation*}
$$

where $I_{O U T}$ is the output current of the power converter; and $T_{D L H}$ and $T_{D H L}$ are the required deadtimes, as shown in Figures 5.1.b and 5.1.c. Accordingly, an adjustable deadtime control circuit is necessary to select the optimal deadtime for different power converter applications to achieve maximum efficiency. When the optimum deadtime is tuned, the signal of $V_{S W}$ (Figure 5.1.a) has sufficient time to reach zero, but does not cross it. Then, the buck converter can work at its maximum operating frequency and maximum efficiency. The other power converter losses to consider include those resulting from the gate driver $P_{G}$, output inductor DC resistance $P_{D C R}$, equivalent series resistance of the output capacitance $P_{E S R}$, and power switch packaging losses (see Appendix) [154; 155; 156; 157; 158].

The gate driver supply voltage $V_{D C}$ is usually separated from the power switches supply $V_{I N}$ inpower converter implementation where two n-channel bootstrapped power switches are usedas HSS and LSS(Figure 5.3.a). The VDC is fixed to $+5 V$, while the $V_{I N}$ is between 12 V and 200 V depending on the application. Accordingly, the same gate driver design would support different power converter applications. The amount of deadtime delay required to
activate the HSS and LSS switches, which depends on the value of $V_{I N}$, must be set to longer values because the operation of power switches is known to be slower at higher $V_{I N}$. A gate driver with a reconfigurable deadtime control circuit allows to finetune and find the optimal the required deadtime for various $V_{I N}$. This mechanism ensures a power converter design with a sound efficiency performance for a wide range of applications with different $V_{I N}$ values [159; 160].

The needed power converter deadtime depends on the type of load (RLC, RL, and LC) and the values of the used off-chip passive components. The primary distinction among most converter types (DC-DC, Class-D power amplifiers, and bridges, including half and full) is the kind of load. Accordingly, adopting a single implementation of a gate driver with a tunable deadtime delay for the various power converter topologies has several benefits. Figure 5.3.a shows a power converter with variable input voltage $\left(V_{I N}\right)$, variable load $\left(Z_{L}\right)$, and reconfigurable deadtime control fulfilled with a gate driver $[161 ; 162 ; 34 ; 101 ; 163 ; 90]$. In this configuration, a field-programmable gate array (FPGA) sends the tuning commands to the deadtime control circuit. Figure 5.3.b shows the timing diagram of the gate driver with a PWM signal under no load condition where the switching specifications are illustrated, including the turn-off delay $T_{P H L}$, turn-on delay $T_{P L H}$, output rise time $T_{O R}$, output fall time $T_{O F}$, low-to-high transition deadtime $T_{D L H}$, and high-to-low transition deadtime $T_{D H L}$.

The deadtime control circuit is a key circuit in gate drivers that enables high-quality switching to drive the HSS and LSS power switches [164; 9]. Figure 5.3.a presents a general building block of a power converter that includes a gate driver associated with an integrated deadtime control circuit [165]. Although the gate driver implementation frequently has a fixed deadtime, a reconfigurable gate driver with the ability to adjust the deadtime delay is desirable to provide an optimal deadtime to reduce $P_{D T}$, thereby increasing the efficiency and power density [166; 32; 167; 168].

Several tunable deadtime control circuits were discussed in the literature. The use of a gate driver with adjustable deadtime delay used for tuning a half-bridge with a high supply voltage $\left(V_{I N}=+86 \mathrm{~V}\right)$ is discussed in [101]. This gate driver configuration generates a variable deadtime delay between 4.5 ns and 58 ns for a variable load with a current ranging from 200 mA to $2 A$. However, this deadtime circuit does not generate enough delays (i.e. longer delays are required) to support power converters with high $V_{I N}$ and wider load range. A commercial gate driver integrated circuit with tunable deadtime delay is presented in [163]. It drives a half-bridge that can operate up to $V_{I N}=200 \mathrm{~V}$ and supply up to 3 A to a load. However, the deadtime control involved in this gate driver uses two off-chip resistors to allow a tunable operation. This situation increases the power dissipation of the gate driver. Moreover, the reliability of the gate driver circuit can be affected, and the resolution of the deadtime delay can be degraded.


Figure 5.3: A power converter with a tunable dead-time generator, and (b) timing diagram of gate driver in PWM mode under no load condition.

A deadtime optimization method for GaN-based buck converters is described in [166]. In this paper, the optimization relies on mathematical analysis and the derived equations for both $T_{D L H}$ and $T_{D H L}$. In [166], an efficiency improvement of up to $4.5 \%$ is achieved compared to using a fixed deadtime, but one drawback with the derived equations is a lack of accuracy. A digital deadtime correction wherein the deadtime can be tuned during a power converter operation is reported in [169]. In this technique, the deadtime circuit measures the voltages of $V_{S W}$ and LSS gate and tunes the deadtime. An adaptive deadtime control methodology wherein a digital circuit was used to optimize the required deadtime through measuring the voltage of $V_{S W}$ is presented in [67]. Comparator-based, dual-edge modulation deadtime optimization, and adaptive deadtime controller techniques, are presented in [66], [170], and [171], respectively. An issue with the deadtime control circuits presented in $[168 ; 169 ; 67 ; 66 ; 170 ; 171]$


Figure 5.4: Schematic of the proposed Multi-Tuned-Dead-Time Generator. Three tunable parts of A, B, and C can receive tunning commands from the FPGA to reconfigure the circuit for creating different required delays between the generated non-overlapping signals on the outputs of HS and LS [9]. All the components of the proposed circuit will be integrated as a part of gate driver for different power converter applications.
is that the sensing voltage $V_{S W}$ for estimating the required deadtime needs a few switching cycles of the power converter operation because the $V_{S W}$ signal has the longest rise and fall times $\left(t_{r}\right.$ and $\left.t_{f}\right)$ in the power converter. This is decreasing the performance of the deadtime control circuit. The additional circuit required to measure the potential of $V_{S W}$ can also affect the power density and increase the cost. A dynamic deadtime optimization technique for a power converter is presented in [172]. In this approach, an additional circuit was placed in parallel with the LSS, which affects the performance of LSS. Another circuit is also needed to sense the voltage of $V_{I N}$, which increases the overall power consumption of the converter and reduces the efficiency.

In this work, we propose a novel circuit for deadtime control that provides a wide range of delays to the power converter HS and LS by utilizing three independent reconfigurable analog modules. The tunable modules can receive digital commands from a controller to tune the required deadtime. In contrast with what is usually accepted, i.e. the values of $T_{D H L}$ and $T_{D L H}$ must be minimized as much as possible according to Equation 5.1 to decrease the deadtime loss, we show that this applies only for $T_{D L H}$, while an optimal value can be reached for $T_{D H L}$ to decrease the power converter's deadtime loss. Indeed, if the $T_{D H L}$ is made shorter or longer than the optimal value, the deadtime loss increases degrading the converter efficiency. The remaining of this paper is arranged as follows. Section 5.4 presents the proposed building blocks, circuit implementations, and mathematical analyses. Section 5.5 presents the experimental results. Section 5.6 discusses the performance comparison with other solutions. Section 5.7 provides the conclusion.

### 5.4 Proposed Tunable Deadtime Circuit

### 5.4.1 Proposed Architecture

Figure 5.4 illustrates the configuration of the proposed Wide Range Multi-Tuned-Deadtime Control Circuit (WRM-TDC). Three adjustable parts (A, B, and C) are utilized to allow a wide range of deadtime delays. The controller command can be used to set up these parts (32 dedicated switches are used for both sides). The presented WRM-TDC uses two initial capacitors ( $C_{1}$ and $C_{2}$ ), which are linearly charged by $I_{C_{1}}$ and $I_{C_{2}}$, respectively, to produce two rectangular signals.

These rectangular waveforms are applied to two Schmitt Triggers ( $S T_{1}$ and $S T_{2}$ ). Two pulse signals are generated at the output of $S T_{1}$ and $S T_{2}$ when the rectangular signals are applied because the hysteresis windows of $S T_{1}$ and $S T_{2}$ are initialized (switching thresholds of STs are set with initial values). The two pulse-shaped signals produced at the output of STs do not overlap each other due to the created deadtime between $T_{D L H}$ and $T_{D H L}$ thanks to the presented WRM-TDC. A wide swing current source (MP1-MP7) is employed to mirror the currents of Iin and Ibias (for producing $I_{C 1}$ and $I_{C 2}$ ). In addition, the switches of $Q_{1}-Q_{6}$ are closed/opened with controlling signals $\Phi_{1}$ and $\Phi_{2}$ to charge/discharge $C_{1}$ and $C_{2}$. The gate driver with the adjustable deadtime receives a PWM signal from the controller and generates two waveforms for HS and LS power switches with optimal $T_{D L H}$ and $T_{D H L}$ to allow for high power conversion efficiency with minimized deadtime loss.

The advantages of the presented WRM-TDC are:

- Digital commands are sent to the WRM-TDC to adjust the required deadtime of the gate driver. Accordingly, off-chip components or digital-to-analog converters are not needed. Therefore, the communication between the FPGA and the gate driver is facilitated, the power consumption of the gate driver is decreased, and the reliability of power converters is increased. In addition, the strategy for generating different deadtimes is simple and fast.
- To tune the proposed deadtime control circuit, we use three different current/capacitorbased tuning circuits (A, B, and C). Hence, producing a wide range of $T_{D L H}$ and $T_{D H L}$ is possible. This potential procedure is essential for power converters with various loads and $V_{I N}$.
- The type of circuits used to design each reconfigurable part is different. Accordingly, the attained resolution from each part is different. ST has the highest resolution, while the capacitor-based parts have the lowest resolution. This situation allows the allocation of the least significant bits (LSBs) of the controlling code to ST-based tuning circuit. Meanwhile, the most significant bits (MSBs) are dedicated to the capacitor-based parts.


Figure 5.5: Flowchart of the operation of proposed deadtime control circuit.

Therefore, when large deadtimes is required, the proposed WRM-TDC can support power converters with a wide range of $V_{I N}$ and load.

### 5.4.2 Circuit Programming and Optimization Approach

Figure 5.5 clarifies the flexibility and the reconfigurability of the presented WRM-TDC. The involved parameters and the methodologies used to realize the projected objectives are illustrated. Three sections of A, B, and C must be initiated to start the deadtime. Then, the power conversion must be verified according to the decision steps of the flowchart (i.e. decision 1 , decision 2 , and decision 3) to achieve maximum efficiency in a given power converter. According to [145], an efficient conversion occurs when the power converter output waveform $V_{S W}$ meets the following conditions: $t_{D f}=0, t_{D r}=0, t_{r L}=0$, and $t_{f L}=0$. The power dissipation (conduction loss) of the transistor increases with $V_{D S}$. During $t_{D f}$ and $t_{r L}\left(t_{f L}\right.$ and $t_{D r}$ ) the voltage drop across the low side transistor $V_{D S}$ and is larger than that when the low side transistor is ON. This increases the conduction loss of the low side transistor during the $t_{D f}$ and $t_{r L}\left(t_{f L}\right.$ and $\left.t_{D r}\right)$. Thus, by minimizing the $t_{D f}$ and $t_{r L}\left(t_{f L}\right.$ and $\left.t_{D r}\right)$, the conduction loss of the low-side transistor will be minimized, and the power conversion efficiency will be maximized.


Figure 5.6: Transistor level implementation of the tunable A, B, and C parts.

Then, the power conversion must be verified in the decision stage to see if it is efficient. The waveform of the power converter output ( $V_{S W}$ ) confirms the efficient conversion [145]. The conditions of $t_{D f}=0, t_{D r}=0, t_{r L}=0$, and $t_{f L}=0$ in the waveform of $V_{S W}$ can be achieved for an efficient operation.

If the conversion is efficient, then the configured WRM-TDC is convenient for the application. Otherwise, the first tuning part (A) must be reconfigured to achieve more delays if there is still some bit available for the reconfiguration of part A. Then, the status of the power converter must be verified again to determine if the target efficiency has been met. To reconfigure part A, 2 bits are dedicated to change the values of $T_{D L H}$ and $T_{D H L}$. As shown in Figure 5.5 (part A), MOSFETs are adding in parallel with MP step by step and the same for MN to change the deadtimes. Consequently, the $V_{\text {refs }}$ of STs will be modified, resulting in a broader hysteresis window being applied to the ramp signals over the main capacitors. Finally, the deadtime is increased to reach the optimal deadtime.

If the conversion is still inefficient when both bits of part A are used, then part B must be configured, as shown in Figure 5.5. Part B utilizes a tunable current source that is controlled by 6 bits. The amount of delivered current to the main capacitors must be decreased to obtain more deadtime. For this purpose, the number of paralleled current sources must be decreased step by step, with the condition of "efficient conversion" being verified at every step. If all the 6 bits of part B were used, then the third part (C), which contains a capacitive bank, must be included in the circuit. The capacitive bank is controlled with 8 bits to adjust the capacitor value and tune the adequate deadtime for the power converter based on the values of $V_{I N}$ and the load. If all the 16 bits of parts $\mathrm{A}, \mathrm{B}$, and C were used, and the converter still needed longer deadtime, then the values of $V_{I N}$ and the load should be fixed. Specifically, the proposed reconfigurable deadtime can be useful over specified ranges of $V_{I N}$ and loads. Notably, cases where $I_{O U T}$ is high, and $V_{I N}$ is low require short deadtimes.

### 5.4.3 Circuit Implementation

Figure 5.6 shows the circuit implementation of the reconfigurable parts (A, B, and C) of the proposed WRM-TDC. In part A, $T_{1}$ and $T_{3}$ are the key transistors to configure the hysteresis windows of ST2 and ST1, respectively. These hysteresis windows of ST1 and ST2 depend on the dimensions of $T_{1}$ and $T_{3}$, respectively. Two p-channel MOSFETs of $T_{1 a}$ and $T_{1 b}\left(T_{3 a}\right.$
and $T_{3 b}$ ) are included in parallel with $T_{1}\left(T_{3}\right)$ to design an adjustable part on the STs. The hysteresis windows of the STs can be expanded if their adjusting transistors are excluded from the STs. Hence, the p-channel MOSFETs $\left(T_{1 a}, T_{3 a}, T_{1 b}\right.$, and $\left.T_{3 b}\right)$ are enabled to achieve the shortest possible deadtime as the initial configuration. Then, this adjusting part A must be excluded from the circuit by active low switches (p-type transistors) to obtain the longer deadtime. $T_{1 b}$ and $T_{3 b}$ which are tunable parts of ST2 and ST1, respectively, are controlled with the activating bits of $b_{0 L}$ and $b_{0 H}$ ) to change the values of the delays of $T_{D L H}$ and $T_{D H L}$ (the same for $T_{1 a}$ and $T_{3 a}$ ).

The second tunable parts are $I_{i n}$ and $I_{\text {bias }}$. The parallel diode connected n-channel MOSFETs of MN0-MN13 are implemented to fulfill this part with real circuits. The values of the produced $T_{D L H}$ and $T_{D H L}$ are inversely related with currents $I_{i n}$ and $I_{b i a s}$. Accordingly, all the diodes connected must be added in the circuit to achieve the minimum $T_{D L H}$ and $T_{D H L}$. Then, the MN1-MN6 and MN8-MN13 must be removed from the circuit with the active low switches (p-type transistor) to provide longer delays.

The third reconfigurable part of the proposed WRM-TDC is shown in part C. The value of the produced $T_{D L H}$ and $T_{D H L}$ are in direct relation with the sizes of the capacitors used. Accordingly, one capacitor is utilized in the circuit as initialization to attain the shortest $T_{D L H}$ and $T_{D H L}$. Then, the integrated capacitors ( $C_{1-1}-C_{1-8}$ and $C_{2-1}-C_{2-8}$ in Figure 5.6) are included in the circuit to be in parallel with the main capacitors ( $C_{1}$ and $C_{2}$ in Figure 5.4) for creating longer $T_{D L H}$ and $T_{D H L}$. The integrated switches in this part must be active high type (n-type MOSFET).

The aspect ratios of the transistors and the values of the passive components used to implement each part of the presented circuit are listed in Table 5.1. These components are needed for implementing one side of the circuit (generating $T_{D H L}$ ). The other side of the circuit uses the same components to generate $T_{D L H} .32$ bits $b_{0 L}$ to $b_{15 L}$ and $b_{0 H}$ to $b_{15 H}$ are devoted for controlling the 32 switches used to realize the tunable parts in both sides of Figure 5.4. Among these 32 bits, four LSB bits of $b_{0 L}-b_{1 L}$ and $b_{0 H}-b_{1 H}$ are allocated to the ST-based parts (in the right and left of Figure 5.4), 12 bits of $b_{2 L}-b_{7 L}$ and $b_{2 H}-b_{7 H}$ are earmarked to current source part ( $I_{\text {in }}$ and $I_{\text {bias }}$ ), and the 16 MSB bits of $b_{8 L}-b_{15 L}$ and $b_{8 H}-b_{15 H}$ are assigned to capacitor-based tunable part.

The created delays in the presented WRM-TDC depends on the amounts of currents $I_{C 1}$ and $I_{C 2}$ (Figure 5.4) delivered by the current source to the integrated capacitors. Given the relation between the output current and the values of $I_{i n}$ and $I_{\text {bias }}$, the operation of the proposed design against mismatch and process corners should be validated. Specifically, MN0-MN13 (Figure 5.6, part B), which are used to adjust the biasing current, must be made robust against process variations. The operations on both sides of the proposed WRM-TDC are the same during the production of $T_{D H L}$ and $T_{D L H}$ (deadtime). A different deadtime is due to the

Table 5.1: Dimensions of all components adopted for realizing the circuit. $\mathrm{N} / \mathrm{A}=$ NonApplicable; ST:Schmitt Trigger; MP,P,N,T,MN: are Tagged on Figures 5.4, 5.6; CS: Wide Swing Current Source.

| A,ST | Comp. | P1,2;N1,2 | T2 | T1 | T1a | T1b |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{W}(\mu \mathrm{m})$ | 0.4 | 0.6 | 0.6 | 0.8 | 1 |
|  | $\mathrm{L}(\mu \mathrm{m})$ | 0.45 | 0.35 | 0.35 | 0.35 | 0.35 |
| C | Comp. | $C_{2}$ | $C_{2-1}$ | $C_{2-2}$ | $C_{2-3}$ | $C_{2-4}$ |
|  | Value ( $f F$ ) | 10 | 15 | 30 | 60 | 120 |
|  | Comp. | $C_{2-5}$ | $C_{2-6}$ | $C_{2-7}$ | $C_{2-8}$ |  |
|  | Value ( $p F$ ) | 0.24 | 0.5 | 1 | 1.5 |  |
| B | Comp. | MN0 | MN1 | MN2 | MN3 | MN4 |
|  | $\mathrm{W}(\mu \mathrm{m})$ | 0.4 | 0.6 | 0.8 | 1 | 1.2 |
|  | $\mathrm{L}(\mu \mathrm{m})$ | 0.45 | 0.35 | 35 | 0.35 | 0.35 |
|  | Comp. | MN5 | MN6 | N/A | N/A | N/A |
|  | $\mathrm{W}(\mu m)$ | 1.4 | 1.4 | N/A | N/A | N/A |
|  | $\mathrm{L}(\mu \mathrm{m})$ | 5 | 5 | N/A | N/A | N/A |
| C | Comp. | MP1, MP2 | MP3 | MP4-MP7 | All switches |  |
|  | $\mathrm{W}(\mu \mathrm{m})$ | 0.8 | 0.4 | 0.8 | 0.4 |  |
|  | $\mathrm{L}(\mu m)$ | 0.35 | 0.35 | 0.35 | 0.35 |  |



Figure 5.7: Evaluation of the proposed WRM-TDC operation with Monte Carlo simulation.
various parameter values on each side of the circuit. Accordingly, the circuit is evaluated to be robust against process variations for one of the deadtimes (i.e., $T_{D H L}$ ). The simulated deadtime value $T_{D H L}$ is 47.5 ns for the designed circuit and associated typical case corner (i.e., typical NMOS and PMOS transistors and $V_{D D}=3.3 \mathrm{~V}$ ). A worst-case scenario is simulated to anticipate the effect of process variations. Using the AMS kit, "fast NMOS/fast PMOS" yields the highest power consumption or Worst power (WP), whereas "slow NMOS/slow PMOS" yields the slowest speed or Worst speed (WS). In this study, we evaluate the operation of the proposed circuit in the WP and WS cases for one of the tuning commands (i.e., 0FFF). The


Figure 5.8: Buck converter operation evaluation (a) Simplified circuit while the HSS is turned on and the LSS is turned off (b) operation in the beginning of deadtime with effective parasitic capacitance, and (c) equivalent circuit during deadtime operation with the charged equivalent capacitor in the node $V_{S W}$.

WP and WS are the worst operating conditions of the circuit (Figure 5.6). The simulated deadtime values $T_{D H L}$ for the WP and WS cases are 35.8 and 72.92 ns , respectively. The WS case yields the longest deadtime, while the WP has the shortest deadtime. The impact of the process variations on the performance of the proposed WRM-TDC is studied using a Monte-Carlo simulation. A supply voltage of $V_{D D}=3.3 \mathrm{~V}$ is set for the simulation. The results for $T_{D H L}$ are shown in Figure 5.7. Specifically, the simulated $T_{D H L}$ shows a lognormal distribution with a variance of 0.12 . The average delay of $T_{D H L}$ is 48.46 ns , and the standard deviation is $5.84 n \mathrm{n}$. To increase robustness against process variations and decrease the standard deviation, the dimensions of MN0-MN13, which are responsible for biasing the circuit, can be increased while maintaining the same aspect ratio "W/L". But, a trade-off must be made between the chip area and the sensitivity of the generated deadtime to process variations. The operation of the proposed circuit is evaluated under different programming commands (i.e., 0 FFF ) and temperatures ( $-40^{\circ}$ to $80^{\circ}$ ). Figure 5.7.b presents the simulated results. The value of $T_{D H L}=50 \mathrm{~ns}$ is selected by the command " 0 FFF ", and varies from 42 to $52 n s$ for the above temperature range

### 5.4.4 Optimal Deadtime Mathematical Analysis

A simplified power converter circuit is illustrated in Figure 5.8 to derive the equation of the optimum required deadtime for a buck converter. Figure 5.8.a shows the converter circuit when the HSS is turned on and the LSS is turned off. The HSS and LSS are in their 'off' states within the deadtime duration. Meanwhile, Figures 5.8.b and 5.8.c show the operation at the beginning of the deadtime with the effective parasitic capacitance and the equivalent circuit of the converter during the deadtime operation with the charged equivalent capacitor in node $V_{S W}$, respectively. Within the deadtime duration, the HSS and LSS are turned off. In this condition, the total equivalent capacitance in node $V_{S W}$ is given by

$$
\begin{equation*}
C_{e q}=C_{g d-L S}+C_{d s-L S}+C_{g s-H S}+C_{d s-H S}+C_{p a r} \tag{5.2}
\end{equation*}
$$

where $C_{p a r}$ is the parasitic capacitance of the power switch packaging and wire-bonding. Figure 5.1.b shows that the deadtimes $T_{D L H}$ and $T_{D H L}$ are set asymmetrically to ensure a secure operation against shoot-through and provide efficient conversion of the power converter. To increase the buck converter efficiency, the $T_{D H L}$ must be set in its optimal state, which is when the charged $C_{e q}$ is totally discharged $\left(V_{C e q}\left(T_{D H L}\right)=0\right)$, then the LSS must be activated. Otherwise, if $T_{D H L}$ is set longer or shorter than the optimal time, the loss is increased, and the buck converter will not be efficiently designed. The optimal duration condition for $T_{D L H}$ is determined to avoid shoot-through. The value of $T_{D L H}$ can be reduced as long as shootthrough does not occur. The equivalent circuit of the buck converter is shown in Figure 5.8.c where $C_{e q}$ is charged in advance by $V_{I N}$ at the beginning of the deadtime. The analysis of the deadtime generation begins with:

$$
\begin{equation*}
V_{L}(t)=L \frac{d I_{L}(t)}{d t} \tag{5.3}
\end{equation*}
$$

which can be rearranged as follows when evaluated within a given time interval:

$$
\begin{equation*}
V_{L} \Delta T=L \Delta I_{L} \tag{5.4}
\end{equation*}
$$

where $V_{L}$ equals to $V_{I N}-V_{O U T}$. In this buck converter, $\Delta T$ is for the time duration of the HSS operation for one cycle of the input PWM, which is obtained by the product $D T_{s}$. Thus, in Equation 5.4, $\Delta T$ must be replaced by $D T_{s}$ as follows:

$$
\begin{equation*}
\left(V_{I N}-V_{O U T}\right) D T_{s}=L \Delta I_{L} \tag{5.5}
\end{equation*}
$$

where $D$ and $T_{s}$ are the duty cycle and period of the input PWM, respectively. In the buck converter, $D$ is equal to $V_{\text {OUT }} / V_{I N}$ [169]. The value of $\Delta I_{L}$ is evaluated by substituting the $V_{\text {OUT }} / V_{I N}$ instead of $D$ in 5.5 as follows:

$$
\begin{equation*}
\Delta I_{L}=\frac{\left(V_{I N}-V_{O U T}\right) \frac{V_{O U T}}{V_{I N}} \frac{1}{f_{s}}}{L}=\frac{V_{O U T}\left(V_{I N}-V_{O U T}\right)}{L V_{I N} f_{s}} \tag{5.6}
\end{equation*}
$$

In Figure 5.1.b, the red curve shows the currents flowing into the circuit during the deadtime, in which $I_{L(\text { peak })}$ is equal to $I_{L o a d}+\frac{\Delta I_{L}}{2}$. According to Equation 5.6, $I_{L(p e a k)}$ can be defined by

$$
\begin{equation*}
I_{L(p e a k)}=I_{L o a d}+\frac{\Delta I_{L}}{2}=I_{L o a d}+\frac{V_{O U T}\left(V_{I N}-V_{O U T}\right)}{2 L V_{I N} f_{s}} \tag{5.7}
\end{equation*}
$$

After setting an optimal deadtime for the buck converter, the zero-voltage switching condition would occur [172]. In this condition, the available charge in the $C_{e q}$ is discharged by converter's inductance before turning-on the LSS. According to the equation of the equivalent capacitance in node $V_{S W}$ at a given time,

$$
\begin{equation*}
I_{C e q}=C_{e q} \frac{d V_{C e q}(t)}{d t} \Rightarrow I_{C e q}=C_{e q} \frac{\Delta V_{C e q}(t)}{\Delta t} \tag{5.8}
\end{equation*}
$$

During the discharge of the equivalent capacitance, $I_{\text {Ceq-discharge }}=I_{L}$. Hence,

$$
\begin{equation*}
\Delta t=\frac{C_{e q} \Delta V_{C e q}(t)}{I_{L}} \tag{5.9}
\end{equation*}
$$

As shown in Figure 5.1.b, $I_{L}$ is approximately equal to $I_{\text {Lpeak }}\left(I_{L}(t) \approx I_{\text {Lpeak }}(t)\right)$ within the deadtime duration, and $\Delta V_{\text {Ceq }}(t)$ is equal to $V_{I N}-V_{\text {Ceq }}\left(T_{D H L}\right)=V_{I N}-0=V_{I N}$ in the optimal deadtime conditions $\left(V_{C e q}\left(T_{D H L}\right)=0\right)$. This condition holds for all $\Delta t$ equal to $T_{D H L}$, specifically at its optimal value. From the equation of $I_{\text {Lpeak }}$ in Equation 5.7, the optimal deadtime is given by

$$
\begin{equation*}
\Delta t_{\text {opt }}=\frac{C_{e q} V_{I N}}{I_{\text {Lpeak }}}=\frac{C_{e q} V_{I N}}{I_{\text {Load }}+\frac{V_{O U T}\left(V_{I N}-V_{O U T}\right)}{2 L V_{I N} f_{s}}}=T_{D H L} \tag{5.10}
\end{equation*}
$$

where $I_{\text {load }}=\frac{V_{\text {OUT }}}{R_{L}}$. The deadtime $T_{D L H}$ must be minimized as much as possible to avoid shoot-through. An efficient buck converter design must address this requirement.

### 5.5 Measured Performance

### 5.5.1 Experimental results of proposed WRM-TDC

Figure 5.9 shows the experimental test bench. The experimental results of the proposed WRM-TDC are measured by soldering it on a printed circuit board (PCB) in the laboratory. Two 16-bit flat ribbon cables are utilized to send the digital commands to the proposed circuit to program the different $T_{D H L}$ and $T_{D L H}$ at the circuit output. A pulse-shaped signal was generated with a function generator as input signal. The deadtimes $T_{D H L}$ and $T_{D L H}$ are measured with an oscilloscope between the non-overlapping signals. Different capacitive loads of $1 p F-10 n F$ was used at each output of under test chip to measure the performance of fabricated chip.

The chip micrograph of the proposed WRM-TDC fabricated in $0.35 \mu m$ CMOS process is presented in Figure 5.10. A wire-bonded die micrograph is presented in Figure 5.10.a. The enlarged cores of the fabricated chip, which includes the different parts of A, B, C, and CS and occupies $150 \mu m \times 260 \mu m$ of silicon area, are shown in Figure 5.10.b. Figure 5.11


Figure 5.9: Experimental setup: (a) equipment to measure the performance of fabricated WRM-TDC, (b) enlarged power converter, and (c) enlarged power GaN transistors of EPC2012.


Figure 5.10: Chip micrograph of the proposed WRM-TDC fabricated in $0.35 \mu m$ CMOS process (a) die micrograph, (b) enlarged core including different circuit parts of A, B, C, and CS.
shows the measured deadtimes generated by the WRM-TDC. The measured minimum and maximum selectable deadtimes corresponding to programing commands of 0000 and $F F F F$ are presented in Figure 5.11.a and 5.11.b, respectively. A minimum deadtime of $T_{D L H}=9.2 n s$ is measured for the proposed WRM-TDC, while the circuit was supplied with $V_{D D}=5.0 \mathrm{~V}$, and the operating frequency was $f_{s}=1 M H z$. A maximum deadtime of $T_{D H L}=1 \mu s$ is measured, while the fabricated prototype was supplied with $V_{D D}=3.3 \mathrm{~V}$, and the operating


Figure 5.11: Measured generated dead-times by WRM-TDC:(a) minimum produced deadtime of $T_{D L H}=9.2 n s$ at $C_{L}=1 p F, V_{d d}=5.0 \mathrm{~V}$, and $f_{s}=1 M H z ;(\mathrm{b})$ maximum attained dead-time of $T_{D H L}=1 \mu s$ at $C_{L}=5 p F, V_{d d}=3.3 \mathrm{~V}$, and $f_{s}=200 \mathrm{kHz}$.
frequency was $f_{s}=200 \mathrm{kHz}$. In Figure 5.11, the green waveform corresponds to the input pulse signal applied to the chip. The signals in blue and red correspond to the output of the chip, which can be used as appropriate driving signals for the HS and LS of the buck converters. The measured $T_{D L H}$ and $T_{D H L}$ are shown in blue an and red correspond to the output of the chip, which can be used as appropriate driving signals for the HS and LS of the buck converters.

The measured $T_{D L H}$ and $T_{D H L}$ are shown in blue and red in Figure 5.12.a, respectively. The circuit is connected to $V_{D D}=5.0 V$, a capacitive load $C_{L}=1 p F$ was used, and the operating frequency was set to $f_{s}=1 M H z$. The measured results are categorized based on the operation of the circuit in four different regions. In the first region, the proposed WRM-TDC is initialized to produce the shortest possible deadtime. In this configuration, parts A and B are enabled, and part C is disabled (MN0-MN13, $T_{1 a}, T_{1 b}, T_{3 a}$, and $T_{3 b}$ are in the circuit, while the integrated capacitors are disabled). In this first region, the measured $T_{D L H}$ and $T_{D H L}$ are 9.2 and 10.8 ns , respectively. The circuit can be programed to work in the other regions to increase the deadtime. In Region 2, part A is disabled step by step by received commands, part B is enabled, and part C is disabled. The LSB b0 is set to "1" to increase the delay whereas the other bits are kept at "0" (i.e., the command of "0001",


Figure 5.12: Measured $T_{D L H}$ and $T_{D H L}$ from the fabricated chip in the various conditions:(a) different configurations of circuit at $V_{d d}=5.0 \mathrm{~V}$, capacitive load $C_{L}=1 p F$, and $f_{s}=1 \mathrm{MHz} ;(\mathrm{b})$ different configurations of the circuit at $V_{d d}=3.3 \mathrm{~V}$, capacitive between $C_{L}=1 p F$ to $C_{L}=12 p F$, and $f_{s}=400 \mathrm{kHz}$.
which is the hexadecimal code corresponding to the controlling switches status, is sent to the WRM-TDC). Two bit are dedicated to Region 2. In this part, the measured deadtime resolution is $0.2 n s$ with $1 \%$ precision. Accordingly, the maximum achievable deadtimes for Region 2 are $T_{D L H}=9.6 n s$ and $T_{D H L}=11.2 n s$ under $V_{D D}=3.3 \mathrm{~V}$ and $f_{s}=1 \mathrm{MHz}$. The circuits of Region 3 are activated step by step by the commands to achieve longer deadtimes than what is attained in Region 2. In Region 3, parts A and C are disabled, and part B is enabled. The measured resolutions of the circuit in Region 3 for $T_{D L H}$ and $T_{D H L}$ are measured at approximately 0.3 and 1 ns (the difference between two measured deadtimes corresponds to two commands), respectively, while the number of bits dedicated to this region is 6 bits. Accordingly, the maximum measured $T_{D L H}$ and $T_{D H L}$ are 12 and 16.6 ns , respectively. Parts A and C are disabled, while part B is enabled by the commands to measure the results in Region 3. A longer deadtime can be achieved in Region 4 where the circuit is using a capacitive bank as delay element. In Region 4, eight different values of integrated capacitors (Table 5.1) that correspond to eight controlling bits are embedded. The longest $T_{D L H}=250 \mathrm{~ns}$ and $T_{D H L}=300 \mathrm{~ns}$ are measured in Region 4 for commands of $01 F F$ to $F F F F$. Parts A and B are disabled, and part C was enabled by the commands to measure the results in Region 4. The measured results in Figure 5.12.b show the performance of the circuit in various conditions. The circuit is configured by the different commands while it is connected to $V_{D D}=3.3 \mathrm{~V}$, the capacitive load was changed from $C_{L}=1 p F$ to $C_{L}=12 p F$, and the operating frequency was set to $f_{s}=400 \mathrm{kHz}$. In this condition, the measured $T_{D L H}$ and $T_{D H L}$ are 11 ns to 450 ns and 16 ns to 1000 ns , respectively, depending on the configuration, as shown in Figure 5.12.b. The presented experimental results in Figure 5.12.b demonstrate that the configured circuit can produce stable $T_{D H L}$ and $T_{D L H}$ for different capacitive loads at a fixed $V_{d d}$.

Figure 5.13.a shows that the measured power dissipation of the fabricated chip corresponds


Figure 5.13: a) Measured power consumption versus tuning commands at different capacitive loads (b) Measured waveforms of proposed circuit at $V_{d d}=3.3 V, f_{s}=200 \mathrm{khz}$, and capacitive load of $C_{L}=10 n F$ at each output of chip.


Figure 5.14: Measured power consumption versus operating frequency at different tuning commands.
to all ranges of deadtime produced by the proposed WRM-TDC in the different programed circuit configurations. The results are measured for five different values of capacitive loads. The largest power dissipation corresponds to the " 0000 " command (shortest delay) because all the tunable capacitive parts of A and B are added at the load in the circuit in this condition. The power dissipation results follow a descending curve (Figure 5.13.a) due to the removable of the tunable parts of A and B by the commands of " 0001 " to "00FF". The results follow an ascending curve due to inclusion of the integrated capacitors of part C at a longer deadtime. The circuit programed with command "FFFF" is tested with $C_{L}=10 \mathrm{nF}$ at $V_{d d}=3.3 \mathrm{~V}$ and $f_{s}=200 \mathrm{kHz}$ to see the performance of circuit in the case when driv-
ing big capacitive loads. The output waveforms of the chip are presented in Figure 5.13.b. Figure 5.13 shows that a long deadtime of $T_{D H L}=960 \mathrm{~ns}$ with the command of "FFFF" is achieved while the circuit is driving two large capacitive loads at its outputs. For TDLH, the value is set as short as possible, at the limit before shoot-through occurs. In Figure 5.13.b, the red waveform (i.e. the LSS activation signal) reaches zero then the blue one (i.e. the HSS activation signal) starts to increase. Given that the waveforms have no overlap between the transition, consequently, shoot-through does not occur). In this condition, the proposed deadtime circuit consumed 41 mW , while the measured output signal slew rate (SR) was $0.62 \mathrm{~V} / n s$. The circuit has two outputs, namely, LS and HS, where the dynamic current is consumed to drive the capacitive loads. Therefore, to calculate the slew rate of the waveform at each output, half of the consumed dynamic current can be divided by the capacitive load ( $S R=0.5 . i_{\text {dynamic }} / C L=12.4 m A / 20 n F=0.62 \mathrm{~V} / n s$ ), which is reasonable for typical applications. Figure 5.14 illustrates the measured power consumption versus operating frequency at different tuning commands, $C_{L}=10 p F$, and $V_{D D}=3.3 \mathrm{~V}$. According to the measured results, the power consumption increases with $f_{s}$. However, the maximum $f_{s}$ is limited depending on the tuning commands. At $F F F F$, where the circuit can produce maximum $T_{D L H}$ and $T_{D H L}$, the $f_{s}$ is limited to $1 M H z$. The circuit programed with command 0000 to generate the minimum $T_{D L H}$ and $T_{D H L}$ can work properly up to $18 M H z$, and the measured power consumption is presented in Figure 5.14. The circuit programed with command 0000 consumed approximately 21 at $f_{s}=18 \mathrm{MHz}$, whereas it dissipated 0.48 mW for command FFFF at $f_{s}=200 \mathrm{MHz}$.

### 5.5.2 WRM-TDC Circuit Validation with a Buck Converter

To validate the operation of the proposed WRM-TDC, a buck converter is mounted on a PCB, as shown in Figure 5.9. The fabricated chip is connected to the buck converter to measure the improvement of efficiency in the optimal $T_{D H L}$ compared to a fixed $T_{D H L}$. Figure 5.15 shows the buck converter waveforms with optimal $T_{D H L}$ and minimum $T_{D L H}$ values. The converter specifications are $R_{L}=80 \Omega, V_{I N}=12 \mathrm{~V}, V_{\text {out }}=2 V$, duty cycle $=16.7 \%, I_{\text {Load }}=25 \mathrm{~mA}$, $f_{s}=0.4 \mathrm{MHz} T_{D L H}=12 n s$, and $T_{D H L}=80 n s$. The conditions of $t_{D f}=0, t_{D r}=0, t_{r L}=0$, and $t_{f L}=0$ in the $V_{S W}$ waveform are achieved for optimal $T_{D H L}$ and minimum $T_{D L H}$. In other words, the LSS Gate signal can increase exactly when the $V_{S W}$ signal reaches zero ( $C_{e q}$ is fully discharged $\left(V_{\text {Ceq }}\left(T_{D H L}=0\right)\right)$ ). Thus, compared with the use of a fixed random deadtime, the efficiency improves by $12 \%$.

In order to set $I_{\text {load }}=25-400 \mathrm{~mA}$ (i.e. the inductor direct current resistance), the specifications of the buck converter are $V_{I N}=12 \mathrm{~V}, f_{s}=0.4 \mathrm{MHz}, V_{O U T}=2 \mathrm{~V}, L=100 \mu H, C_{O}=$ $4.4 \mu F, D C R=200 \mathrm{~m} \Omega, E S R=100 \mathrm{~m} \Omega$ (capacitor equivalent series resistance), and $R_{L}=$ $80 \Omega-5 \Omega$. Thus, we can attain maximum efficiency of the buck converter at different loads $\left(25^{\hookrightarrow} 400 \mathrm{~mA}\right)$. Figure 5.16.a presents the measured results in three different conditions in-


Figure 5.15: Buck converter waveforms with optimal $T_{D H L}$ and minimum $T_{D L H}$ under efficient design.


Figure 5.16: Measured results(a)achieved efficiency of the implemented buck converter for different $T_{D H L}$ and $T_{D L H}$ at $0.4 M H z$ versus different $I_{\text {load }}$, (b) comparing the measured, simulated, and calculated optimal $T_{D H L}$.
cluding 1) $T_{D L H}=12 \mathrm{~ns}, T_{D H L}=\mathrm{optimum}$ at different $I_{\text {load }}$, 2) $T_{D L H}=T_{D H L}=50 \mathrm{~ns}$ (fixed deadtime determined by proposed circuit), and 3) $T_{D L H}=T_{D H L}=12 \mathrm{~ns}$ (fixed deadtime). At $f_{s}=0.4 M H z$, the measured efficiency is changed from $53 \%$ (at $I_{\text {out }}=25 \mathrm{~mA}$ and $\left.T_{D H L}=T_{D L H}=12 n s\right)$ to $80 \%$ (at $I_{\text {out }}=100 \mathrm{~mA}$ and $\left.T_{D L H}=12 n s, T_{D H L}=o p t i m u m\right)$. The curves in Figure 5.16.a are obtained using an array of resistive loads between 80 and $5.0 \Omega$. The resistive loads are connected to the output of the described buck converter and manually switched between each measurement from $80 \Omega$ to $5.0 \Omega$. The buck converter is connected to a 12.0 V power supply and the duty cycle of the input PWM is set to $16.66 \%$ [duty cycle $=\left(V_{O} / V_{I N}\right) \times 100=(2.0 \mathrm{~V} / 12.0 \mathrm{~V}) \times 100=16.66 \%$ ] by using a function generator. For each resistive load, the output and input power of the buck converter are measured,and the


Figure 5.17: Measured results(a) achieved efficiency of the implemented buck converter for different $T_{D H L}$ and $T_{D L H}$ at $0.4 M H z$ versus different $V_{I N}$, (b) comparing the measured, simulated, and calculated optimal $T_{D H L}$.
efficiency is then calculated. In addition, the three aforementioned deadtime scenarios are applied. Figure 5.16.a shows the measured efficiencies versus $I_{l o a d}$ for these three deadtime scenarios. In Figure 5.16.a, the red curve follows the maximum efficiency.

Figure 5.16.a shows that, although in the blue curve, the value of $T_{D H L}$ is set to $12 n s$ (shorter than the optimal value in Figure 5.16.b for different loads), the achieved efficiency is lower than the others. Indeed, the efficiency of the buck converter with minimum $T_{D L H}$ and optimal $T_{D H L}$ at $I_{\text {Load }}=25 \mathrm{~mA}$ is improved by $12 \%$ compared to converter with fixed deadtime of $T_{D L H}=T_{D H L}=12 \mathrm{~ns}$. In summary, a significant outcome of the analysis is that although the $T_{D L H}$ must be as short as possible (before shoot through occurs) to attain maximum efficiency, it is different for $T_{D H L}$. In the buck converters at exact optimal $T_{D H L}$ (no longer and no shorter than the optimal condition), the maximum efficiency would be achieved.

The efficiency of buck converter for $I_{\text {load }}=100 \mathrm{~mA}$ improved by $7 \%$ due to the optimal $T_{D H L}$. The optimal $T_{D H L}$ that corresponds to different $I_{o u t}$ for frequency of 0.4 MHz are plotted in Figure 5.16.b. These optimal $T_{D H L}$, which are attained based on the measured maximum efficiency at different $I_{\text {out }}$, are compared with the calculated $T_{D H L}$ on the basis of (10) and with the simulated optimal $T_{D H L}$ as well. The results presented in Figure 5.16.b confirm the accuracy of (10). Figure 5.16 .b shows that the maximum efficiency reached by the simulated converter at $f_{s}=0.4 M H z$ for $I_{\text {load }}=25-400 \mathrm{~mA}$ is achieved with the optimal deadtimes of 65-6.5ns.

A buck converter with the following specifications is used to validate the anticipated dependency of $T_{D H L}$ over $V_{I N}$ in (10): $V_{O U T}=3.3 V, f_{s}=0.4 M H z, L=100 \mu H, C_{O}=$ $4.4 \mu F, D C R=200 \mathrm{~m} \Omega$ (inductor direct current resistance), $E S R=100 \mathrm{~m} \Omega$ (capacitor equivalent series resistance), $R_{L}=33 \Omega\left(I_{\text {out }}=V_{O U T} / R_{L}=100 \mathrm{~mA}\right)$, and $V_{I N}$ varied from 6.0 V to 24.0 V . The maximum efficiency of the buck converter for different $V_{I N}(6.0-24.0 \mathrm{~V})$ is attained. Figure 5.17.a presents the measured results of the converter in three different con-

Table 5.2: Performance Comparison of the proposed WRM-TDCWITH similar works.

| References | TPEL'21 [166] | ECCE'20 [66] | ISSC'16 [170] | ESSCIRC'11 [107] | JSSC'16 [4] | Ours |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Technology (nm) | - | 250 | 350 | 65 | 180 | 350 |
| Results | Measured | Measured | Measured | Measured | Measured | Measured |
| Input Voltage ( $V$ ) | Up to 40 | 12 | $3-40$ | Up to 5 | 12-18 | 6-24 |
| Output Current ( $m A$ ) | 240-8800 | 200-1000 | 10-1200 | $\leq 120$ | 50-500 | 25-400 |
| Tunning range ( $n s$ ) | Up to 50 | 0.4-9.4 | 0.9-10.4 | 1-32 | 3-28 | 9.2-1000 |
| Power Switches | GaN | GaN | GaN | Si MOS | Si MOS | GaN |
| Bootstrap Capacitor | On-chip | On-chip | On-chip | External | External | External |
| Maximum efficiency (\%) | $95.8 @ V_{I N}=30 \mathrm{~V}$ | 87.9\% | $90.7 @ V_{I N}=12 \mathrm{~V}$ | $76.4 @ V_{I N}=3 \mathrm{~V}$ | $81.2 @ V_{I N}=12 \mathrm{~V}$ | $90 @ V_{I N}=24 \mathrm{~V}$ |
| Efficiency improvement | $\begin{aligned} & 1.9 \% @ V_{I N}=40 \mathrm{~V} \\ & 4.5 \% @ V_{I N}=30 \mathrm{~V} \end{aligned}$ | $4 \% @ I_{\text {OUT }}=1 \mathrm{~A}$ | 8.5\% | $3 \%$ | 6\% | $\begin{aligned} & 12 \% @ I_{\text {OUT }}=25 \mathrm{~mA} \\ & 5.1 \% @ V_{I N} 24 \mathrm{~V} \\ & \hline \end{aligned}$ |

ditions, 1) $T_{D L H}=12 n s, T_{D H L}=$ optimum at different $\left.V_{I N}, 2\right) T_{D L H}=T_{D H L}=50 \mathrm{~ns}$ (fixed deadtime), and 3) $T_{D L H}=T_{D H L}=12 n s$ (fixed deadtime). The results are shown in Figure 5.17.a. The efficiency changes from $44.1 \%$ (at $V_{I N}=24 V, T_{D L H}=12 n s$, and $T_{D H L}=18 n s$ ) to $90 \%$ (at $V_{I N}=6.0 V, T_{D L H}=12 n s, T_{D H L}=o p t i m u m$ ). The presented curves in Figure 5.17.a are obtained by setting the resistive load to $33 \Omega$. The buck converter is connected to the power supply of 6.0 V and the duty cycle of the input PWM isset to $33.33 \%$ [duty cycle $=\left(V_{O} / V_{I N}\right) \times 100=(2.0 \mathrm{~V} / 6.0 \mathrm{~V}) \times 100=33.33 \%$ ]by using a function generator. This setup is implemented for different $V_{I N}$ from 6.0 V to 24.0 V and the duty cycle is set manually in each step. For each $V_{I N}$, the output and input power of the buck converter are measured and the efficiency is then calculated. In addition, the three aforementioned deadtime scenarios are applied. Figure 5.17.a 17 shows the measured efficiencies versus $V_{I N}$ for these three deadtime scenarios. The efficiency of the converter with optimal deadtime for $V_{I N}=24 \mathrm{~V}$ is improved by $5.1 \%$ compared with the efficiency measured with a fixed deadtime (at $V_{I N}=6.0 \mathrm{~V}$ and $\left.T_{D L H}=T_{D H L}=12 n s\right)$. The improvement of efficiency for $V_{I N}=6.0 \mathrm{~V}$ is of $0.4 \%$ due to the optimal $T_{D H L}$ compared with the fixed $T_{D H L}$. In Figure 5.17.b, the optimal $T_{D H L}$ that corresponds to different $V_{I N}$ is presented. These optimal $T_{D H L}$, which are attained based on the measured maximum efficiency at different $V_{I N}$, are compared with the calculated $T_{D H L}$ based on Equation 5.10 and with the simulated optimal $T_{D H L}$ as well. The presented results in Figure 5.17.b confirm the accuracy of (10). The maximum efficiency achieved for the simulated converter at $f_{s}=0.4 \mathrm{MHz}$ for $V_{I N}=6.0-24 \mathrm{~V}$ with the optimal deadtimes of $12-42 \mathrm{~ns}$ is shown in Figure 5.17.a.

### 5.6 Discussion and Performance Comparison

Table 5.2 compares the performance of the presented WRM-TDC with other solutions. A deadtime optimization technique based on mathematical analysis is introduced in [166]. As shown in Table 5.2, the optimized deadtime circuit increases the efficiency by $4.5 \%$ compared to the fixed deadtime. One disadvantage of the approach described in [166] is that the values of both $T_{D L H}$ and $T_{D H L}$ must be changed based on the circuit parameters. However, we demonstrated that the value of $T_{D L H}$ must be minimized while only the value of $T_{D H L}$ should be determined using the derived equations. According to the measured results, the efficiency
can be improved by up to $12 \%$ when using the proposed circuit and deadtime optimization method. A bang-bang deadtime circuit that can generate a deadtime ranging from $0.4 n s$ to $9.4 n s$ is presented in [66]. The circuit proposed in [66] is suitable for applications with low $V_{I N}$ and high $I_{\text {out }}$ requiring a short deadtime. The work presented in [170] can improve efficiency by $8.5 \%$. However, the range of generated deadtime is restricted between $0.9 n s$ to $10.4 n s$, which cannot support a wide range of power converter applications. The solutions presented in [107] and [4] lead to maximum efficiencies of $76.4 \%$ and $81.2 \%$, respectively, while the efficiency improvement is between $3 \%-6 \%$. In Table 5.2 , the proposed circuit achieves the wider tuning deadtime range, producing delays between $9.2 n s$ and 1000 ns . Additionally, the proposed optimization technique improves the efficiency by up to $12 \%$ compared to a fixed deadtime. Another advantage of the proposed circuit is to accommodate buck converters with a wide range of $I_{o u t}$ and $V_{I N}$. In DC-DC converters, the three main types of losses are: 1switching, 2 -conduction, and 3 -deadtime. Our method aims to minimize the deadtime loss. Switching and deadtime losses are dominant for light loads and high VINbut conduction loss is dominant for heavy loads. Accordingly, given that our proposed circuit improves deadtime and switching losses, Figures 5.16.a and 5.17.a show greater efficiency improvement in light loads and high $V_{I N}$.

### 5.7 Conclusion

We proposed a reconfigurable deadtime circuit to produce a vast range of delays between the high and low side waveforms activating a power converter. Three reconfigurable parts are allocated for the designed circuit to have a variable deadtime to accommodate different types of power converter loads and input voltage. In addition, the tunable procedure can help in finding an optimal deadtime for a given power converter to minimize deadtime loss, especially for GaN-based converters that suffer from the deadtime loss. The advantages of the proposed circuit include utilizing a digital approach to adjust the deadtime rely on three different adjustable topologies with different performance in the case of resolution. The circuit yields deadtimes ranging between 9.2 ns and 1000 ns , which a wide variety of power converters driving different loads and operating at various input voltages. According to the measured results, the fabricated chip dissipated 41 mW when configured to produce a long deadtime of 940 ns , while driving $C_{L}=10 \mathrm{nF}$ with a slew rate of $0.62 \mathrm{~V} / \mathrm{ns}$. The circuit operates up to 18 MHz when configured to generate the shortest deadtime of $9.2 n s$. The fabricated chip was connected to a buck converter to validate the operation of the proposed circuit. The efficiency of the buck converter with minimum $T_{D L H}$ and optimal $T_{D H L}$ at $V_{I N}=24 \mathrm{~V}$ is improved by $5.1 \%$ compared to when the converter is using fixed deadtimes of $T_{D L H}=T_{D H L}=12 \mathrm{~ns}$.

Table 5.3: GAN Power Loss Formulas.

| Loss | Equation |
| :--- | :---: |
| $P_{S W}$ | $P_{S W}=V_{I N} \times I_{O U T} \times f_{S W} \times\left(t_{r}+t_{f}\right)$ |
| $P_{C O N}$ | $P_{C O N}=R_{O N} \times I_{R M S}^{2}$ |
| $P_{D T}$ | $P_{D T}=\frac{1}{2} \times f_{s} \times V_{S D} \times I_{O U T} \times\left(T_{D L H}+T_{D H L}\right)$ |
| $P_{C A P}$ | $P_{C A P}=V_{I N} \times Q_{O S S} \times f_{S W}$ |
| $P_{G}$ | $P_{G}=\left(Q_{g-H}+Q_{g-L}\right) \times V_{g s} \times f_{S W}$ |
| $P_{D C R}$ | $P_{D C R}=\left(I_{O U T}^{2} \times(\Delta I)^{2} / 12\right) \times R_{D C R}$ |
| $P_{E S R}$ | $P_{E S R}=(\Delta I)^{2} / 12 \times R_{E S R}$ |

### 5.8 Appendix

The power losses of a typical power converter shown in Figure 5.1.a using GaN power switches can be summarized in Table 5.3. The $P_{S W}, P_{C O N}, P_{D T}, P_{C A P}, P_{G}, P_{D C R}$, and $P_{E S R}$ are switching loss, conduction loss, dead-time loss, output capacitance loss, gate charge loss, DC resistance of the output inductance loss, and output capacitance ESR loss, respectively. These power converter losses can be categorized into two families. Time-dependent losses are those related to the converter's operating frequency ( $P_{S W}, P_{D T}, P_{C A P}$, and $P_{G}$ ). Timeindependent losses $\left(T_{I_{L}}\right)$ are due to physical specifications of the power switches and packaging specifications ( $P_{C O N}, P_{D C R}$, and $P_{E S R}$ ). One of the considerable $T_{I_{L}}$ is due to the layout routing and bonding wires, which can account for approximately $24 \%$ of the total loss in a typical power converter [149]. In the $P_{C O N}$ equation, the $I_{R M S}$ is calculated by

$$
\begin{equation*}
I_{R M S}=\sqrt{\left(I_{O U T}^{2}+(\Delta I)^{2} / 12\right) D} \tag{5.11}
\end{equation*}
$$

where $D$ is the on-state percentage of either the HSS or the LSS in one cycle of power converter operation.

## Conclusion and Future Work

The goal of the work presented in this dissertation was to develop a gate driver by focusing on the design of a reconfigurable type to provide an optimum and asymmetric deadtime for power converters to achieve maximum efficiency. We developed three CMOS chips using different circuit techniques, addressing different parts of the gate driver of power converters, including the level-up shifter, the level-down shifter, and the deadtime generator. The fabricated circuits were implemented in an AMS $0.35-\mu m$ CMOS process. The fabricated circuits were tested individually to evaluate their performance practically at different frequencies, voltages, and capacitive loads. Then, the fabricated chips were validated with the different power converters, such as half bridge and buck converters, and implemented with off-the-shelf electronics components. The total loss of the realized half bridge decreased by $40 \%$ when our proposed non-overlapping signal generator was used to provide appropriate signals for its low and high sides compared to when the half bridge worked alone. The efficiency of the implemented buck converter was improved by $12 \%$, which can be attributed to our proposed reconfigurable asymmetric optimum deadtime generator that was connected to the buck converter. The performance of the fabricated chips is compared with that of state-of-the-art circuits in each work through performance comparison tables.

In Chapter 2, details of the proposed level-up shifter (LS) topology are presented, including the literature review of different efforts to improve the current mirror-based structure, the proposed idea, the circuit implementation, the mathematical analysis of the circuit operation, the derivation of the equation of propagation delay, and the validation of the idea with a custom designed CMOS chip. Finally, the proposed method is compared with similar recently published works. Monte-Carlo simulations over two essential parameters of the level shifter, namely power consumption and propagation delay, were performed. In the Monte-Carlo simulation of the power consumption, the mean value and standard deviation for 1000 occurrences were attained, namely, $7.92 n$ and $839.6 p$, respectively. In the Monte-Carlo simulation of the propagation delay, the mean value and standard deviation for 1000 occurrences were obtained, namely, $2.72 n$ and $1.63 n$, respectively. The fabricated chip was fully characterized by the Shmoo plot for operating frequency versus $V_{D D L}$, the power consumption evaluation versus the operating frequency and different supplies, the power consumption versus the capacitive load, the propagation delay versus VDDL, and the propagation delay versus $V_{D D H}$. The wave-
forms of LS were measured at $50-\mathrm{kHz}$ input pulse with an amplitude of 80 mV to 3.0 V , and an integrated inverter was used as the load. A fair Figure-of-Merit was defined based on the key parameter of LS, that is, the conversion range over the propagation delay. Our proposed LS circuit achieved the best value, exhibiting its superiority over the other solutions.

In Chapter 3, an active non-overlapping signal generator circuit with timing elements is proposed and validated with a 45-v input $1-\mathrm{mhz}$ half-bridge converter. Using our proposed approach over the tested half bridge removed shoot-through and resulted in a loss reduction of $40 \%$. Our circuit was implemented in AMS $0.35 \mu \mathrm{~m}$ and occupied a silicon area of $70 \mu \mathrm{~m} \times 180 \mu \mathrm{~m}$. To implement the scheme, a two-sided wide swing current source, two switched-capacitor circuit, and two Schmitt trigger were used. The literature presents a strong discussion over the different causes of shoot-through in the half bridge configuration. The state machine representation and timing diagram of the proposed methodology are illustrated and well-clarified. The circuit implementation is elaborated, and Monte-Carlo simulation was performed to evaluate the operation of the proposed active circuit. The circuit specification was experimentally satisfied, including the consumed power versus the frequency, the calculation of different power losses, and the waveform of the different points of the circuit. In this work, the equations of the two required delays between the non-overlapping signals were derived.

In Chapter 4, we propose a new level-down shifter (LDS), which is required for the implementation of the $R_{x}$ in data networks. In addition, the proposed circuit is required for the realization of the low side of gate drivers in power converter applications. In the introduction, the requirement of the level-down shifter in various applications is discussed. System-in-Package ( SiP ) and System-on-Chip ( SoC ) are two essential applications that require LDS. The presented LDS circuit is reconfigurable, using a diode connected topology, a current source, five transmission gates, and a combination of a diode and a supercapacitor to realize the main idea. This LDS provided a multiple-level down-shifter structure in the output while needing only a single-supply. The implemented circuit occupies an area of $80 \mu m \times 100 \mu m$. The circuit received a pulse shaped signal with an amplitude of 3.3 V and provided three different signals with nominal amplitudes of $1.2,1.8$, and 2.5 V depending on the circuit configuration. The implementation and operation of the proposed circuit were explained through two general block diagrams and an actual transistor level realization. The resulting performance of the presented LDS at the three configurations at $V_{d d}=3.3 \mathrm{~V}$ and operating frequency $=1 \mathrm{MHz}$, including static power consumption, dynamic power consumption, and rising and falling propagation delays, is discussed.

In Chapter 5, multi-tuned deadtime optimization for efficient GaN HEMT power converters is proposed. This circuit can provide a wide range of deadtime from 9.2-ns to 1-us to support power converters with variable $V_{I N}$ and $I_{\text {load }}$. To implement the main idea, three tunable parts are proposed to provide an asymmetric deadtime with different resolutions for the low and high sides of the gate drivers of power converters. The optimal deadtime equation for a typical buck
converter was derived, and its dependency to the essential parameters of the buck converter, including the $V_{I N}, I_{\text {load }}, f_{s}, V_{O U T}, L$, and $C_{e q}$ of power switches, is discussed. In this study, intensive investigation on all kinds of losses in power converters was conducted in addition to the clarification of the reasons for having a reconfigurable gate driver. Then, the flowchart of the operation of the proposed deadtime control circuit is presented. The transistor level realization of the idea is described in the circuit implementation section. To characterize the implemented asymmetric optimum deadtime generator, different experimental tests, including minimum and maximum achievable deadtime, the curve of achieved deadtime versus tuning commands at fixed and variable capacitive loads, power consumption versus tuning commands at fixed and various frequencies, were performed. Finally, the fabricated chip was connected to the buck converter implemented with off-the-shelf components to evaluate the efficiency of the buck converter implemented with the proposed circuit. The efficiency was calculated based on the measured parameters for three conditions, namely (1) setting the optimum deadtime for the buck converter, (2) a shorter deadtime than the optimum values, and (3) a longer deadtime than the optimum values. Then, the efficiency results for these three conditions were compared and experimentally prove that the asymmetric deadtime is required to achieve the maximum efficiency for buck converters. Furthermore, the curves of the optimum deadtime versus $I_{\text {load }}$ and $V_{I N}$ were extracted using the measured efficiency. These curves were compared with the simulation and theoretical analysis results. At the end, the performance comparison with state-of-the art methods is presented in a table.

In future work, the equation we derived for optimum deadtime would be implemented in a controller. The controller should have the $V_{I N}, I_{\text {load }}, f_{s}, V_{O U T}, L, C_{e q}$ parameters to calculate the optimum deadtimes for a given buck converter. These parameters could be attained through some embedded sensors in the converter and using the datasheet of power switch (for $C_{e q}$ ). Finally, using a self-adjusting configuration method, an autonomous system would be implemented. In addition, the integration of all our proposed circuits for the realization of the transmitter $\left(T_{X}\right)$ and receiver $\left(R_{X}\right)$ of a data bus network, could be recommended. Finally, the integrated data network chip would co-exist with the other integrated chips in the same package to have a single system-in-package as a sensor interface.

## Bibliography

[1] Z. Li, G. Torfs, J. Bauwelinck, X. Yin, J. Vandewege, C. Van Praet, P. Spiessens, H. Tubbax, and F. Stubbe, "A $2.45-\mathrm{GHz} \$+\$ 20-\mathrm{dBm}$ Fast Switching Class-E Power Amplifier With $43 \%$ PAE and a 18-dB-Wide Power Range in 0.18-\$ $\backslash$ mu $\backslash$ hboxm $\$$ CMOS," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 59, no. 4, pp. 224-228, Apr. 2012, conference Name: IEEE Transactions on Circuits and Systems II: Express Briefs.
[2] H. Ma, R. van der Zee, and B. Nauta, "A High-Voltage Class-D Power Amplifier With Switching Frequency Regulation for Improved High-Efficiency Output Power Range," IEEE Journal of Solid-State Circuits, vol. 50, no. 6, pp. 1451-1462, Jun. 2015, conference Name: IEEE Journal of Solid-State Circuits.
[3] D. Luo, Y. Gao, and P. K. T. Mok, "A GaN Driver for a Bi-Directional Buck/Boost Converter With Three-Level VGS Protection and Optimal-Point Tracking Dead-Time Control," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 69, no. 5, pp. 2212-2224, May 2022, conference Name: IEEE Transactions on Circuits and Systems I: Regular Papers.
[4] J. Wittmann, A. Barner, T. Rosahl, and B. Wicht, "An 18 V Input 10 MHz Buck Converter With 125 ps Mixed-Signal Dead Time Control," IEEE Journal of Solid-State Circuits, vol. 51, no. 7, pp. 1705-1715, Jul. 2016, conference Name: IEEE Journal of Solid-State Circuits.
[5] J. Xue and H. Lee, "Enabling High-Frequency High-Efficiency Non-Isolated Boost Converters With Quasi-Square-Wave Zero-Voltage Switching and On-Chip Dynamic Dead-Time-Controlled Synchronous Gate Drive," IEEE Transactions on Power Electronics, vol. 30, no. 12, pp. 6817-6828, Dec. 2015, conference Name: IEEE Transactions on Power Electronics.
[6] H. Jeong, T.-H. Kim, C. N. Park, H. Kim, T. Song, and S.-O. Jung, "A Wide-Range Static Current-Free Current Mirror-Based LS With Logic Error Detection for Near-Threshold Operation," IEEE Journal of Solid-State Circuits, vol. 56, no. 2, pp. 554-565, Feb. 2021. [Online]. Available: https://ieeexplore.ieee.org/document/9169669/
[7] S. R. Hosseini, M. Saberi, and R. Lotfi, "A High-Speed and Power-Efficient Voltage Level Shifter for Dual-Supply Applications," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 25, no. 3, pp. 1154-1158, Mar. 2017. [Online]. Available: http://ieeexplore.ieee.org/document/7572972/
[8] Hui Shao and Chi-Ying Tsui, "A robust, input voltage adaptive and low energy consumption level converter for sub-threshold logic," in ESSCIRC 2007-33rd European Solid-State Circuits Conference. Muenchen, Germany: IEEE, Sep. 2007, pp. 312-315, iSSN: 1930-8833. [Online]. Available: http://ieeexplore.ieee.org/document/4430306/
[9] M. Karimi, M. Ali, M. Nabavi, A. Hassan, M. Amer, M. Sawan, and B. Gosselin, "A Versatile Non-Overlapping Signal Generator for Efficient PowerConverters Operation," in 2020 IEEE International Symposium on Circuits and Systems (ISCAS). Seville, Spain: IEEE, Oct. 2020, pp. 1-5. [Online]. Available: https://ieeexplore.ieee.org/document/9180718/
[10] L. Wang, H. Wang, M. Fu, Z. Xie, and J. Liang, "Three-Port Power Electronic Interface With Decoupled Voltage Regulation and MPPT in Electromagnetic Energy Harvesting Systems," IEEE Transactions on Industry Applications, vol. 58, no. 2, pp. 2144-2154, Mar. 2022, conference Name: IEEE Transactions on Industry Applications.
[11] C.-T. Pan, M.-C. Cheng, C.-M. Lai, and P.-Y. Chen, "Current-Ripple-Free Module Integrated Converter With More Precise Maximum Power Tracking Control for PV Energy Harvesting," IEEE Transactions on Industry Applications, vol. 51, no. 1, pp. 271-278, Jan. 2015, conference Name: IEEE Transactions on Industry Applications.
[12] N. K. Reddi, M. R. Ramteke, H. M. Suryawanshi, K. Kothapalli, and S. P. Gawande, "An Isolated Multi-Input ZCS DC-DC Front-End-Converter Based Multilevel Inverter for the Integration of Renewable Energy Sources," IEEE Transactions on Industry Applications, vol. 54, no. 1, pp. 494-504, Jan. 2018, conference Name: IEEE Transactions on Industry Applications.
[13] J. S. Fang, S.-H. Tsai, J.-J. Yan, P. L. Chen, and S.-M. Guo, "Realization of DC-DC Buck Converter Based on Hybrid \$H_2\$ Model Following Control," IEEE Transactions on Industrial Electronics, vol. 69, no. 2, pp. 1782-1790, Feb. 2022, conference Name: IEEE Transactions on Industrial Electronics.
[14] V.-C. Nguyen, H. Cha, D.-V. Bui, and B. Choi, "Modified Double-Dual-Boost High-Conversion-Ratio DC amp; \#x2013;DC Converter With Common Ground and Low-Side Gate Driving," IEEE Transactions on Power Electronics, vol. 37, no. 5, pp. 4952-4956, May 2022, conference Name: IEEE Transactions on Power Electronics.
[15] G. Bilodeau, G. Gagnon-Turcotte, L. L. Gagnon, C. Ethier, I. Timofeev, and B. Gosselin, "A Wireless Electro-Optic Headstage with Digital Signal Processing and Data

Compression for Multimodal Electrophysiology and Optogenetic Stimulation," in 2020 IEEE International Symposium on Circuits and Systems (ISCAS), Oct. 2020, pp. 1-5, iSSN: 2158-1525.
[16] A. Matamura, N. Nishimura, P. Birdsong, A. Bandyopadhyay, A. Spirer, M. Markova, and S. Liu, "An 82-mW -Based Filter-Less Class-D Headphone Amplifier With $93-\mathrm{dB}$ THD $+\mathrm{N}, 113-\mathrm{dB}$ SNR, and $93 \%$ Efficiency," IEEE Journal of SolidState Circuits, vol. 56, no. 12, pp. 3573-3582, Dec. 2021. [Online]. Available: https://ieeexplore.ieee.org/document/9510106/
[17] M. Karimi, H. Jouaicha, F. Lellouche, P. A. Bouchard, M. Sawan, and B. Gosselin, "A $6.78-\mathrm{MHz}$ Robust WPT System with Inductive Link Bandwidth Extended for cm-Sized Implantable Medical Devices," in $202042 n d$ Annual International Conference of the IEEE Engineering in Medicine $\mathcal{F}$ Biology Society (EMBC). Montreal, QC, Canada: IEEE, Jul. 2020, pp. 4196-4199. [Online]. Available: https://ieeexplore.ieee.org/document/9175714/
[18] C. Zhang, J. Wang, K. Qu, B. Hu, Z. Li, X. Yin, and Z. J. Shen, "WBG and Si Hybrid Half-Bridge Power Processing Toward Optimal Efficiency, Power Quality, and Cost Tradeoff," IEEE Transactions on Power Electronics, vol. 37, no. 6, pp. 6844-6856, Jun. 2022, conference Name: IEEE Transactions on Power Electronics.
[19] A. Sheikholeslami, "Buck and Boost Converters [Circuit Intuitions]," IEEE Solid-State Circuits Magazine, vol. 13, no. 4, pp. 12-14, 2021, conference Name: IEEE Solid-State Circuits Magazine.
[20] M. H. Rashid, Power electronics: circuits, devices, and applications. Pearson Education India, 2009.
[21] S. Liu, M. Liu, S. Yang, C. Ma, and X. Zhu, "A Novel Design Methodology for HighEfficiency Current-Mode and Voltage-Mode Class-E Power Amplifiers in Wireless Power Transfer systems," IEEE Transactions on Power Electronics, vol. 32, no. 6, pp. 45144523, Jun. 2017, conference Name: IEEE Transactions on Power Electronics.
[22] A. Novello, G. Atzeni, J. Künzli, G. Cristiano, M. Coustans, and T. Jang, "A 1.25GHz Fully Integrated DC-DC Converter Using Electromagnetically Coupled Class-D LC Oscillators," IEEE Journal of Solid-State Circuits, vol. 56, no. 12, pp. 3639-3654, Dec. 2021, conference Name: IEEE Journal of Solid-State Circuits.
[23] G. Di Capua and N. Femia, "A Versatile Method for MOSFET Commutation Analysis in Switching Power Converter Design," IEEE Transactions on Power Electronics, vol. 29, no. 2, pp. 920-935, Feb. 2014, conference Name: IEEE Transactions on Power Electronics.
[24] J. Brown, "Modeling the switching performance of a MOSFET in the high side of a non-isolated buck converter," IEEE Transactions on Power Electronics, vol. 21, no. 1, pp. 3-10, Jan. 2006, conference Name: IEEE Transactions on Power Electronics.
[25] G. Di Capua, N. Femia, D. Toledo, L. Abbatelli, and G. Bazzano, "Analysis and characterization of power MOSFETs for power converters energy amp;reliability-aware-design," in 2014 IEEE 23rd International Symposium on Industrial Electronics (ISIE), Jun. 2014, pp. 410-415, iSSN: 2163-5145.
[26] T. Liu, T. T. Y. Wong, and Z. J. Shen, "A New Characterization Technique for Extracting Parasitic Inductances of SiC Power MOSFETs in Discrete and Module Packages Based on Two-Port S-Parameters Measurement," IEEE Transactions on Power Electronics, vol. 33, no. 11, pp. 9819-9833, Nov. 2018, conference Name: IEEE Transactions on Power Electronics.
[27] D. Xu, H. Lu, L. Huang, S. Azuma, M. Kimata, and R. Uchida, "Power loss and junction temperature analysis of power semiconductor devices," IEEE Transactions on Industry Applications, vol. 38, no. 5, pp. 1426-1431, Sep. 2002, conference Name: IEEE Transactions on Industry Applications.
[28] A. K. Sadigh, V. Dargahi, and K. A. Corzine, "Analytical Determination of Conduction and Switching Power Losses in Flying-Capacitor-Based Active Neutral-Point-Clamped Multilevel Converter," IEEE Transactions on Power Electronics, vol. 31, no. 8, pp. 5473-5494, Aug. 2016, conference Name: IEEE Transactions on Power Electronics.
[29] G. Gagnon-Turcotte, G. Bilodeau, O. Tsiakaka, and B. Gosselin, "Smart Autonomous Electro-Optic Platforms Enabling Innovative Brain Therapies," IEEE Circuits and Systems Magazine, vol. 20, no. 4, pp. 28-46, 2020. [Online]. Available: https://ieeexplore.ieee.org/document/9258465/
[30] M. Karimi, M. Ali, A. Hassan, M. Sawan, and B. Gosselin, "An Active Dead-Time Control Circuit With Timing Elements for a 45-V Input 1-MHz Half-Bridge Converter," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 69, no. 1, pp. 30-41, Jan. 2022. [Online]. Available: https://ieeexplore.ieee.org/document/9493764/
[31] T. Datta-Chaudhuri, E. Smela, and P. A. Abshire, "System-on-Chip Considerations for Heterogeneous Integration of CMOS and Fluidic Bio-Interfaces," IEEE Transactions on Biomedical Circuits and Systems, vol. 10, no. 6, pp. 1129-1142, Dec. 2016. [Online]. Available: https://ieeexplore.ieee.org/document/7456210/
[32] M. Faizollah, M. Karimi, and A. M. Sodagar, "A low-power, generic biostimulator with arbitrary pulse shape, based on a central control core," IEICE Electronics Express, vol. 10, no. 3, pp. 20120 868-20 120 868, 2013. [Online]. Available: https://www.jstage.jst.go.jp/article/elex/10/3/10_10.20120868/ _article
[33] K. Keramatzadeh, A. Kiakojouri, M. S. Nahvi, Y. Khazaei, A. Feizi-nejad, M. H. Maghami, R. Mohammadi, M. Sharifshazileh, S. Nasiri, F. Akbari Boroumand, E. Nadimi, M. Rezaei, A. Shojaei, J. Mirnajafi-Zadeh, and A. M. Sodagar, "Wireless, miniaturized, semi-implantable electrocorticography microsystem validated in vivo," Scientific Reports, vol. 10, no. 1, p. 21261, Dec. 2020. [Online]. Available: http://www.nature.com/articles/s41598-020-77953-8
[34] M. Karimi, M. Ali, A. Hassan, G. Weber-boisvert, A. Abuelnasr, M. Sawan, and B. Gosselin, "A 1.99-ns 0.5-pJ Wide Frequency Range Level Shifter With Closed-Loop Negative Feedback," in 2020 18th IEEE International New Circuits and Systems Conference (NEWCAS). Montréal, QC, Canada: IEEE, Jun. 2020, pp. 174-177. [Online]. Available: https://ieeexplore.ieee.org/document/9159830/
[35] V. K. Lazarjan, A. B. Gashti, M. Feshki, A. Garnier, and B. Gosselin, "Miniature Fiber-Spectrophotometer for Real-Time Biomarkers Detection," IEEE Sensors Journal, vol. 21, no. 13, pp. 14822-14837, Jul. 2021. [Online]. Available: https://ieeexplore.ieee.org/document/9400425/
[36] Z. Yong, X. Xiang, C. Chen, and J. Meng, "An Energy-Efficient and Wide-Range Voltage Level Shifter With Dual Current Mirror," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 25, no. 12, pp. 3534-3538, Dec. 2017. [Online]. Available: http://ieeexplore.ieee.org/document/8031975/
[37] E. D. Manolov, "Design of CMOS Analog Circuits in Subthreshold Region of Operation," in 2018 IEEE XXVII International Scientific Conference Electronics - ET. Sozopol: IEEE, Sep. 2018, pp. 1-4. [Online]. Available: https: //ieeexplore.ieee.org/document/8549672/
[38] C.-Y. Lu, C.-T. Chuang, S.-J. Jou, M.-H. Tu, Y.-P. Wu, C.-P. Huang, P.-S. Kan, H.-S. Huang, K.-D. Lee, and Y.-S. Kao, "A $0.325 \mathrm{~V}, 600-\mathrm{kHz}, 40-\mathrm{nm} 72-\mathrm{kb} 9 \mathrm{~T}$ Subthreshold SRAM with Aligned Boosted Write Wordline and Negative Write Bitline Write-Assist," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 23, no. 5, pp. 958-962, May 2015. [Online]. Available: https://ieeexplore.ieee.org/document/6812218
[39] R. A. Robles and T. Harada, "A 0.6V Programmable Frequency Divider and Digitally Controlled Oscillator for use in a Digital PLL in the Subthreshold Region," in 2020 27th IEEE International Conference on Electronics, Circuits and Systems (ICECS). Glasgow, UK: IEEE, Nov. 2020, pp. 1-4. [Online]. Available: https://ieeexplore.ieee.org/document/9294810/
[40] A. Hasanbegovic and S. Aunet, "Low-power subthreshold to above threshold level shifter in 90 nm process," in 2009 NORCHIP. Trondheim, Norway: IEEE, Nov. 2009, pp. 1-4. [Online]. Available: http://ieeexplore.ieee.org/document/5397793/
[41] N. Juteau and B. Gosselin, "Wearable Wireless-Enabled Oscillometric Sphygmomanometer: A Flexible Ambulatory Tool for Blood Pressure Estimation," IEEE Transactions on Biomedical Circuits and Systems, vol. 14, no. 6, pp. 1287-1298, Dec. 2020. [Online]. Available: https://ieeexplore.ieee.org/document/9206003/
[42] S. A. Mirbozorgi, E. Maghsoudloo, H. Bahrami, M. Sawan, and B. Gosselin, "Multi-resonator arrays for smart wireless power distribution: comparison with experimental assessment," IET Power Electronics, vol. 13, no. 18, pp. 4183-4193, Dec. 2020. [Online]. Available: https://onlinelibrary.wiley.com/doi/10.1049/iet-pel.2020.0562
[43] Y.-J. Huang, T.-H. Tzeng, T.-W. Lin, C.-W. Huang, P.-W. Yen, P.-H. Kuo, C.-T. Lin, and S.-S. Lu, "A Self-Powered CMOS Reconfigurable Multi-Sensor SoC for Biomedical Applications," IEEE Journal of Solid-State Circuits, vol. 49, no. 4, pp. 851-866, Apr. 2014. [Online]. Available: http://ieeexplore.ieee.org/document/6722970/
[44] A. Dyck, M. Rosch, A. Tessmann, A. Leuther, M. Kuri, S. Wagner, B. Gashi, J. Schafer, and O. Ambacher, "A Transmitter System-in-Package at 300 GHz With an Off-Chip Antenna and GaAs-Based MMICs," IEEE Transactions on Terahertz Science and Technology, vol. 9, no. 3, pp. 335-344, May 2019. [Online]. Available: https://ieeexplore.ieee.org/document/8686238/
[45] H.-R. Zhu, J.-B. Wang, Y.-F. Sun, X.-L. Wu, and J.-F. Mao, "A Novel Automatically Designed EBG Structure by Improved GA for Ultrawideband SSN Mitigation of System in Package," IEEE Transactions on Components, Packaging and Manufacturing Technology, vol. 10, no. 1, pp. 123-133, Jan. 2020. [Online]. Available: https://ieeexplore.ieee.org/document/8911490/
[46] K. Xu, B. Vaisband, G. Sizikov, X. Li, and E. G. Friedman, "Power Noise and Near-Field EMI of High-Current System-in-Package With VR Top and Bottom Placements," IEEE Transactions on Components, Packaging and Manufacturing Technology, vol. 9, no. 4, pp. 712-718, Apr. 2019. [Online]. Available: https://ieeexplore.ieee.org/document/8661669/
[47] J. Chang, Y.-H. Chen, G. Chan, H. Cheng, P.-S. Wang, Y. Lin, H. Fujiwara, R. Lee, H.-J. Liao, P.-W. Wang, G. Yeap, and Q. Li, "15.1 A 5 nm 135 Mb SRAM in EUV and High-Mobility-Channel FinFET Technology with Metal Coupling and Charge-Sharing Write-Assist Circuitry Schemes for High-Density and Low-V $\min ^{\text {Applications," in } 2020 \text { IEEE International Solid- State Circuits Conference - }}$ (ISSCC). San Francisco, CA, USA: IEEE, Feb. 2020, pp. 238-240. [Online]. Available: https://ieeexplore.ieee.org/document/9062967/
[48] J. Barth, K. Nair, N. Cao, D. Plass, E. Nelson, C. Hwang, G. Fredeman, M. Sperling, A. Mathews, T. Kirihata, and W. R. Reohr, "A 45 nm SOI Embedded DRAM Macro for the POWER ${ }^{T M}$ Processor 32 MByte On-Chip L3 Cache," IEEE Journal
of Solid-State Circuits, vol. 46, no. 1, pp. 64-75, Jan. 2011. [Online]. Available: https://ieeexplore.ieee.org/document/5643084/
[49] M. Kwon, S. Lim, H. Lee, I.-S. Ha, M.-Y. Kim, I.-J. Seo, S. Lee, Y. Choi, K. Kim, H. Lee, W.-W. Kim, S. Park, K. Koh, J. Lee, and Y. Park, "A Low-Power 65/14nm Stacked CMOS Image Sensor," in 2020 IEEE International Symposium on Circuits and Systems (ISCAS). Seville, Spain: IEEE, Oct. 2020, pp. 1-4. [Online]. Available: https://ieeexplore.ieee.org/document/9180435/
[50] V. P.-H. Hu, C.-W. Su, C.-C. Yu, C.-J. Liu, and C.-Y. Weng, "Monolithic 3D SRAM Cell with Stacked Two-Dimensional Materials Based FETs at 2nm Node," in 2021 IEEE International Symposium on Circuits and Systems (ISCAS). Daegu, Korea: IEEE, May 2021, pp. 1-5. [Online]. Available: https://ieeexplore.ieee.org/document/9401245/
[51] A. Visweswaran, K. Vaesen, S. Sinha, I. Ocket, M. Glassee, C. Desset, A. Bourdoux, and P. Wambacq, "9.4 A 145GHz FMCW-Radar Transceiver in 28 nm CMOS," in 2019 IEEE International Solid- State Circuits Conference - (ISSCC). San Francisco, CA, USA: IEEE, Feb. 2019, pp. 168-170. [Online]. Available: https://ieeexplore.ieee.org/document/8662357/
[52] J.-S. Park, J.-W. Jang, H. Lee, D. Lee, S. Lee, H. Jung, S. Lee, S. Kwon, K. Jeong, J.-H. Song, S. Lim, and I. Kang, "9.5 A 6K-MAC Feature-Map-Sparsity-Aware Neural Processing Unit in 5nm Flagship Mobile SoC," in 2021 IEEE International Solid- State Circuits Conference (ISSCC). San Francisco, CA, USA: IEEE, Feb. 2021, pp. 152-154. [Online]. Available: https://ieeexplore.ieee.org/document/9365928/
[53] T. S. Kim, S. Lee, K. Lee, S. Shin, S. Jun, Y. Lee, S. Lee, H. Kang, C. Yim, Y. Lim, E. Moon, S. Lim, K. Jeong, and I. Kang, "4.8 An Area and Energy Efficient 0.12nJ/Pixel 8K 30fps AV1 Video Decoder in 5 nm CMOS Process," in 2021 IEEE International Solid- State Circuits Conference (ISSCC). San Francisco, CA, USA: IEEE, Feb. 2021, pp. 68-70. [Online]. Available: https://ieeexplore.ieee.org/document/9366011/
[54] Q. Cai, Y. Ji, C. Ma, X. Li, T. Zhou, J. Zhao, and Y. Li, "An Ultra-Low-Voltage Energy-Efficient Dynamic Fully-Regenerative Latch-Based Level-Shifter Circuit with Tunnel-FET \& FinFET Devices," in 2021 IEEE International Symposium on Circuits and Systems (ISCAS). Daegu, Korea: IEEE, May 2021, pp. 1-5. [Online]. Available: https://ieeexplore.ieee.org/document/9401097/
[55] S.-C. Luo, C.-J. Huang, and Y.-H. Chu, "A Wide-Range Level Shifter Using a Modified Wilson Current Mirror Hybrid Buffer," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 61, no. 6, pp. 1656-1665, Jun. 2014. [Online]. Available: http://ieeexplore.ieee.org/document/6728720/
[56] S. B and A. P. Chavan, "Ultra-Low Power, Area Efficient and High-Speed Voltage Level Shifter based on Wilson Current Mirror," in 2021 IEEE Mysore Sub Section International Conference (MysuruCon). Hassan, India: IEEE, Oct. 2021, pp. 108-113. [Online]. Available: https://ieeexplore.ieee.org/document/9641657/
[57] K. Luo and J. Xiao, "A High-Voltage Dynamic Level Shifter with Current Mirror and Augmented Cross-Coupling Structure for High-Side NMOS Gate Driver," in 2020 IEEE 3rd International Conference on Electronics Technology (ICET). Chengdu, China: IEEE, May 2020, pp. 330-333. [Online]. Available: https://ieeexplore.ieee.org/document/9119586/
[58] S. Lutkemeier and U. Ruckert, "A Subthreshold to Above-Threshold Level Shifter Comprising a Wilson Current Mirror," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 57, no. 9, pp. 721-724, Sep. 2010. [Online]. Available: http://ieeexplore.ieee.org/document/5557764/
[59] M. Lanuzza, P. Corsonello, and S. Perri, "Fast and Wide Range Voltage Conversion in Multisupply Voltage Designs," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 23, no. 2, pp. 388-391, Feb. 2015. [Online]. Available: https://ieeexplore.ieee.org/document/6763087
[60] E. Maghsoudloo, M. Rezaei, M. Sawan, and B. Gosselin, "A High-Speed and Ultra Low-Power Subthreshold Signal Level Shifter," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 64, no. 5, pp. 1164-1172, May 2017. [Online]. Available: http://ieeexplore.ieee.org/document/7792122/
[61] Y. Osaki, T. Hirose, N. Kuroki, and M. Numa, "A Low-Power Level Shifter With Logic Error Correction for Extremely Low-Voltage Digital CMOS LSIs," IEEE Journal of Solid-State Circuits, vol. 47, no. 7, pp. 1776-1783, Jul. 2012. [Online]. Available: http://ieeexplore.ieee.org/document/6198744/
[62] S. R. Hosseini, M. Saberi, and R. Lotfi, "A Low-Power Subthreshold to AboveThreshold Voltage Level Shifter," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 61, no. 10, pp. 753-757, Oct. 2014. [Online]. Available: http://ieeexplore.ieee.org/document/6870426/
[63] M. N. Khiarak, E. Martianova, C. Bories, S. Martel, C. D. Proulx, Y. De Koninck, and B. Gosselin, "A Wireless Fiber Photometry System Based on a High-Precision CMOS Biosensor With Embedded Continuous-Time $\$ \backslash$ Sigma $\backslash$ Delta $\$$ Modulation," IEEE Transactions on Biomedical Circuits and Systems, vol. 12, no. 3, pp. 495-509, Jun. 2018. [Online]. Available: https://ieeexplore.ieee.org/document/8360081/
[64] B. Razavi, Design of Analog CMOS Integrated Circuits, 2001. New York, NY: McGrawHill, 2017, vol. 587, no. 589.
[65] T.-U. Kim, H.-Y. Kim, and H.-Y. Choi, "Design of TDMA Noise-Immune DC-DC Boost Converter with Dead-Time Controller for AMOLED Displays," in 2020 35th International Technical Conference on Circuits/Systems, Computers and Communications (ITC-CSCC), Jul. 2020, pp. 456-459.
[66] P. Y. Wang, P. Kun Chiu, S. T. Li, C. Jan Chen, and C. C. Hsu, "A 10 MHz GaN Driver IC with Bang-Bang DeadTime Control for Synchronous Rectifier Buck Converter," in 2020 IEEE Energy Conversion Congress and Exposition (ECCE), Oct. 2020, pp. 37763781, iSSN: 2329-3748.
[67] P. K. Chiu, P. Y. Wang, S. T. Li, C. J. Chen, and Y. T. Chen, "A GaN driver IC with novel highly digitally adaptive dead-time control for Synchronous Rectifier Buck Converter," in 2020 IEEE Energy Conversion Congress and Exposition (ECCE), Oct. 2020, pp. 3788-3792, iSSN: 2329-3748.
[68] V. Valente, C. Eder, N. Donaldson, and A. Demosthenous, "A High-Power CMOS ClassD Amplifier for Inductive-Link Medical Transmitters," IEEE Transactions on Power Electronics, vol. 30, no. 8, pp. 4477-4488, Aug. 2015, conference Name: IEEE Transactions on Power Electronics.
[69] Z. Chen, Y.-T. Wong, T.-S. Yim, and W.-H. Ki, "A 12A 50V half-bridge gate driver for enhancement-mode GaN HEMTs with digital dead-time correction," in 2015 IEEE International Symposium on Circuits and Systems (ISCAS), May 2015, pp. 1750-1753, iSSN: 2158-1525.
[70] H. Çetinkaya, A. Zeki, A. Girgin, E. D. Karabeyoğlu, and T. C. Karalar, "A 1.6 GHz Non-overlap Clock Generation with Differential Clock Driver and Clock Level Shifters for GS/s Sampling Rate Pipeline ADCs," in 2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS), Dec. 2018, pp. 277-280.
[71] S. N. Easwaran, M. Mollat, D. Sreedharan, S. Camdzic, S. V. Kashvap, and R. Weigel, "3A Fault Tolerant Low Side Driver Circuit Design Using Design FMEA for Automotive Applications," in 2019 17th IEEE International New Circuits and Systems Conference (NEWCAS), Jun. 2019, pp. 1-4.
[72] S. N. Easwaran, S. Chellamuthu, S. K. Venugopal, and R. Weigel, "Voltage and Current Selector-Based Biasing Topology for Multiple Supply Voltage Circuits," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 65, no. 1, pp. 11-15, Jan. 2018, conference Name: IEEE Transactions on Circuits and Systems II: Express Briefs.
[73] S. Buetow, R. Herzer, N. Burani, R. Bittner, and M. Kujath, "New Compact Automotive SiC-Sixpack Converter System with stacked 3D-Gate Driver," in 2019 31st International Symposium on Power Semiconductor Devices and ICs (ISPSD), May 2019, pp. 235-238, iSSN: 1946-0201.
[74] S. Piepenbreier, J. Berlinecke, N. Burani, R. Bittner, S. Matichyn, F. Streit, M. Hofmann, and R. Plikat, "Analysis of a Multiphase Multi-Star PMSM Drive System with SiC-Based Inverter for an automotive application," in PCIM Europe 2018; International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management, Jun. 2018, pp. 1-10.
[75] J. A. Hora, A. C. Arellano, X. Zhu, and E. Dutkiewicz, "Design of Buck Converter with Dead-time Control and Automatic Power-Down System for WSN Application," in 2019 IEEE Wireless Power Transfer Conference (WPTC), Jun. 2019, pp. 582-586, iSSN: 2573-7651.
[76] S. A. Mirbozorgi, H. Bahrami, M. Sawan, L. A. Rusch, and B. Gosselin, "A Single-Chip Full-Duplex High Speed Transceiver for Multi-Site Stimulating and Recording Neural Implants," IEEE Transactions on Biomedical Circuits and Systems, vol. 10, no. 3, pp. 643-653, Jun. 2016, conference Name: IEEE Transactions on Biomedical Circuits and Systems.
[77] D. Van de Sype, A. Van den Bossche, J. Maes, and J. Melkebeek, "Gate-drive circuit for zero-voltage-switching half-and full-bridge converters," IEEE Transactions on Industry Applications, vol. 38, no. 5, pp. 1380-1388, Sep. 2002, conference Name: IEEE Transactions on Industry Applications.
[78] M. L. Beye, T. Wickramasinghe, J. F. Mogniotte, L. V. Phung, N. Idir, H. Maher, and B. Allard, "Active Gate Driver and Management of the Switching Speed of GaN Transistors during Turn-On and Turn-Off," Electronics, vol. 10, no. 2, p. 106, Jan. 2021, number: 2 Publisher: Multidisciplinary Digital Publishing Institute. [Online]. Available: https://www.mdpi.com/2079-9292/10/2/106
[79] S. K. Roy and K. Basu, "Analytical Model to Study Turn-OFF Soft Switching Dynamics of SiC MOSFET in a Half-Bridge Configuration," IEEE Transactions on Power Electronics, vol. 36, no. 11, pp. 13 039-13 056, Nov. 2021, conference Name: IEEE Transactions on Power Electronics.
[80] J.-I. Baek, C.-E. Kim, J.-B. Lee, H.-S. Youn, and G.-W. Moon, "A Simple SR Gate Driving Circuit With Reduced Gate Driving Loss for Phase-Shifted Full-Bridge Converter," IEEE Transactions on Power Electronics, vol. 33, no. 11, pp. 9310-9317, Nov. 2018, conference Name: IEEE Transactions on Power Electronics.
[81] Y.-D. Lee, D. Kim, S.-H. Choi, G.-W. Moon, and C.-E. Kim, "New Bridgeless Power Factor Correction Converter With Simple Gate Driving Circuit and High Efficiency for Server Power Applications," IEEE Transactions on Power Electronics, vol. 35, no. 12, pp. 13 148-13 156, Dec. 2020, conference Name: IEEE Transactions on Power Electronics.
[82] M. R. Ahmed, R. Todd, and A. J. Forsyth, "Predicting SiC MOSFET Behavior Under Hard-Switching, Soft-Switching, and False Turn-On Conditions," IEEE Transactions on Industrial Electronics, vol. 64, no. 11, pp. 9001-9011, Nov. 2017, conference Name: IEEE Transactions on Industrial Electronics.
[83] J. Wang, H. S.-h. Chung, and R. T.-h. Li, "Characterization and Experimental Assessment of the Effects of Parasitic Elements on the MOSFET Switching Performance," IEEE Transactions on Power Electronics, vol. 28, no. 1, pp. 573-590, Jan. 2013, conference Name: IEEE Transactions on Power Electronics.
[84] N. Oswald, P. Anthony, N. McNeill, and B. H. Stark, "An Experimental Investigation of the Tradeoff between Switching Losses and EMI Generation With Hard-Switched AllSi, Si-SiC, and All-SiC Device Combinations," IEEE Transactions on Power Electronics, vol. 29, no. 5, pp. 2393-2407, May 2014, conference Name: IEEE Transactions on Power Electronics.
[85] M. Bellar, T. Wu, A. Tchamdjou, J. Mahdavi, and M. Ehsani, "A review of soft-switched DC-AC converters," IEEE Transactions on Industry Applications, vol. 34, no. 4, pp. 847-860, Jul. 1998, conference Name: IEEE Transactions on Industry Applications.
[86] C. Liu, A. Johnson, and J.-S. Lai, "A novel three-phase high-power soft-switched DC/DC converter for low-voltage fuel cell applications," IEEE Transactions on Industry Applications, vol. 41, no. 6, pp. 1691-1697, Nov. 2005, conference Name: IEEE Transactions on Industry Applications.
[87] B. Sun, Z. Zhang, and M. A. E. Andersen, "A Comparison Review of the Resonant Gate Driver in the Silicon MOSFET and the GaN Transistor Application," IEEE Transactions on Industry Applications, vol. 55, no. 6, pp. 7776-7786, Nov. 2019, conference Name: IEEE Transactions on Industry Applications.
[88] A. Seidel and B. Wicht, "Integrated Gate Drivers Based on High-Voltage Energy Storing for GaN Transistors," IEEE Journal of Solid-State Circuits, vol. 53, no. 12, pp. 34463454, Dec. 2018, conference Name: IEEE Journal of Solid-State Circuits.
[89] T. Instruments, "SN65HVDA100-Q1 LIN Physical Interface," Dallas, TX, USA, Tech. Rep., Nov. 2011.
[90] M. Karimi, M. Ali, A. Hassan, M. Sawan, and B. Gosselin, "A Reconfigurable SingleSupply Multiple-Level Down-Shifter for System-on-Chip Applications," in 2021 IEEE International Symposium on Circuits and Systems (ISCAS), May 2021, pp. 1-5, iSSN: 2158-1525.
[91] O. P. Hari and A. K. Mai, "Low power and area efficient implementation of N-phase non overlapping clock generator using GDI technique," in 2011 3rd International Conference on Electronics Computer Technology, vol. 3, Apr. 2011, pp. 123-127.
[92] M. V. Sh, A. Galstyan Vache, V. Melikyan Nazeli, L. Aleksanyan Ani, and B. Jovanović, "Adjustable low-power non-overlap clock generator for switched-capacitor circuits," in Proceedings of 2nd International Conference on Electrical, Electronic and Computing Engineering IcETRAN, 2015.
[93] S. A. Zahrai, N. Le Dortz, and M. Onabajo, "Design of clock generation circuitry for high-speed subranging time-interleaved ADCs," in 2017 IEEE International Symposium on Circuits and Systems (ISCAS), May 2017, pp. 1-4, iSSN: 2379-447X.
[94] L. Balogh, "Fundamentals of MOSFET and IGBT gate driver circuits," Texas Instrum. Incorporated, Dallas, TX, USA, Tech. Rep. Tech. Rep. SLUA618, SLUP169,, Mar. 2017.
[95] S. Zhang and X. Wu, "Low Common Mode Noise Half-Bridge LLC DC-DC Converter With an Asymmetric Center Tapped Rectifier," IEEE Transactions on Power Electronics, vol. 34, no. 2, pp. 1032-1037, Feb. 2019, conference Name: IEEE Transactions on Power Electronics.
[96] D. Li, F. Xia, J. Luo, and A. Yakovlev, "Modelling Reversion Loss and Shoot-through Current in Switched-Capacitor DC-DC Converters with Petri Nets," in 2019 29th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS), Jul. 2019, pp. 69-74, iSSN: 2643-3222.
[97] I. Roasto, D. Vinnikov, J. Zakis, and O. Husev, "New Shoot-Through Control Methods for qZSI-Based DC/DC Converters," IEEE Transactions on Industrial Informatics, vol. 9, no. 2, pp. 640-647, May 2013, conference Name: IEEE Transactions on Industrial Informatics.
[98] L. Ibarra, P. Ponce, and A. Molina, "An Adjustable Sensorless Shoot-Through Protection for H-Bridges," in IECON 2018-44th Annual Conference of the IEEE Industrial Electronics Society, Oct. 2018, pp. 379-384, iSSN: 2577-1647.
[99] S. T. Li, P. Y. Wang, C. J. Chen, and C.-C. Hsu, "A 10 MHz GaN Driver with Gate Ringing Suppression and Active Bootstrap Control," in 2019 IEEE Workshop on Wide Bandgap Power Devices and Applications in Asia (WiPDA Asia), May 2019, pp. 1-4.
[100] A. Seidel and B. Wicht, "A fully integrated three-level 11.6nC gate driver supporting GaN gate injection transistors," in 2018 IEEE International Solid - State Circuits Conference - (ISSCC), Feb. 2018, pp. 384-386, iSSN: 2376-8606.
[101] N. Ly, N. Aimaier, A. H. Alameh, Y. Blaquière, G. Cowan, and N. G. Constantin, "A High Voltage Multi-Purpose On-the-fly Reconfigurable Half-Bridge Gate Driver for GaN HEMTs in 0.18-m HV SOI CMOS Technology," in 2020 18th IEEE International New Circuits and Systems Conference (NEWCAS), Jun. 2020, pp. 178-181.
[102] S. Yin, K. J. Tseng, C. F. Tong, R. Simanjorang, C. J. Gajanayake, and A. K. Gupta, "A novel gate assisted circuit to reduce switching loss and eliminate shoot-through in SiC half bridge configuration," in 2016 IEEE Applied Power Electronics Conference and Exposition (APEC), Mar. 2016, pp. 3058-3064.
[103] H. Wen, Y. Zhang, D. Jiao, and J.-S. Lai, "A New Method of Switching Loss Evaluation for GaN HEMTs in Half-Bridge Configuration," in 2020 IEEE Applied Power Electronics Conference and Exposition (APEC), Mar. 2020, pp. 647-651, iSSN: 2470-6647.
[104] W. Lee, D. Han, C. Morris, and B. Sarlioglu, "Minimizing switching losses in high switching frequency GaN-based synchronous buck converter with zero-voltage resonanttransition switching," in 2015 9th International Conference on Power Electronics and ECCE Asia (ICPE-ECCE Asia), Jun. 2015, pp. 233-239, iSSN: 2150-6086.
[105] R. Hou, Y. Shen, H. Zhao, H. Hu, J. Lu, and T. Long, "Power Loss Characterization and Modeling for GaN-Based Hard-Switching Half-Bridges Considering Dynamic on-State Resistance," IEEE Transactions on Transportation Electrification, vol. 6, no. 2, pp. 540553, Jun. 2020, conference Name: IEEE Transactions on Transportation Electrification.
[106] A. Ayachit and M. K. Kazimierczuk, "Averaged Small-Signal Model of PWM DC-DC Converters in CCM Including Switching Power Loss," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 66, no. 2, pp. 262-266, Feb. 2019, conference Name: IEEE Transactions on Circuits and Systems II: Express Briefs.
[107] G. Maderbacher, T. Jackum, W. Pribyl, M. Wassermann, A. Petschar, and C. Sandner, "Automatic dead time optimization in a high frequency DC-DC buck converter in 65 nm CMOS," in 2011 Proceedings of the ESSCIRC (ESSCIRC), Sep. 2011, pp. 487-490, iSSN: 1930-8833.
[108] M. Choi and D.-K. Jeong, "18.6 A 92.8\%-Peak-Efficiency 60A 48V-to-1V 3-Level HalfBridge DC-DC Converter with Balanced Voltage on a Flying Capacitor," in 2020 IEEE International Solid- State Circuits Conference - (ISSCC), Feb. 2020, pp. 296-298, iSSN: 2376-8606.
[109] "Calculation of power loss," ROHM Semicond., Kyoto, Japan, Tech. Rep. Tech. Rep. AEK59-D1-0065-2, 2016.
[110] W. Yan, C. Pi, W. Li, and R. Liu, "Dynamic dead-time controller for synchronous buck DC-DC converters," Electronics Letters, vol. 46, no. 2,
pp. 164-165, Jan. 2010, publisher: IET Digital Library. [Online]. Available: https://digital-library.theiet.org/content/journals/10.1049/el.2010.2651
[111] R. Grezaud, F. Ayel, N. Rouger, and J.-C. Crebier, "A Gate Driver With Integrated Deadtime Controller," IEEE Transactions on Power Electronics, vol. 31, no. 12, pp. 8409-8421, Dec. 2016, conference Name: IEEE Transactions on Power Electronics.
[112] T. Y. Man, P. K. T. Mok, and M. Chan, "An Auto-Selectable-Frequency Pulse-Width Modulator for Buck Converters with Improved Light-Load Efficiency," in 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, Feb. 2008, pp. 440-626, iSSN: 2376-8606.
[113] J. C. García, J. A. Montiel-Nelson, J. Sosa, and S. Nooshabadi, "High performance dual supply level up/down shifter for a $0.6 \mathrm{~V}-1 \mathrm{~V}$ input/output range and 1.2 V output/input," in Design of Circuits and Integrated Systems, Nov. 2014, pp. 1-6.
[114] J. Cao, Z. Zhou, Z. Wang, H. Tang, and B. Zhang, "A Sub-Nanosecond Level Shifter with Ultra-High dV/dt Immunity Suitable for Wide-Bandgap Applications," in 2020 IEEE International Symposium on Circuits and Systems (ISCAS), Oct. 2020, pp. 1-5, iSSN: 2158-1525.
[115] G. Rodrigues, D. Caetano, D. Brito, J. Fernandes, and T. Rabuske, "A Sub-W 3-10MHz Stacked Oscillator with a Duty-Cycle Calibrated Level Shifter," in 2020 IEEE International Symposium on Circuits and Systems (ISCAS), Oct. 2020, pp. 1-5, iSSN: 21581525.
[116] M. R. Meher and W. Ullmann, "An Innovative I/O Budgeting Methodology for Hierarchical SoC Development," in 2019 International SoC Design Conference (ISOCC), Oct. 2019, pp. 279-280, iSSN: 2163-9612.
[117] M. Karimi, M. H. Maghami, M. Faizollah, and A. M. Sodagar, "A noncoherent low-power high-data-rate BPSK demodulator and clock recovery circuit for implantable biomedical devices," in 2014 IEEE Biomedical Circuits and Systems Conference (BioCAS) Proceedings, Oct. 2014, pp. 372-375, iSSN: 2163-4025.
[118] M. Ali, A. Hassan, M. Honarparvar, M. Nabavi, Y. Audet, M. Sawan, and Y. Savaria, "A Versatile SoC/SiP Sensor Interface for Industrial Applications: Implementation Challenges," IEEE Access, vol. 10, pp. 24540-24555, 2022. [Online]. Available: https://ieeexplore.ieee.org/document/9721533/
[119] S. Li, J. Breiholz, S. Kamineni, J. Im, D. D. Wentzloff, and B. H. Calhoun, "An 85 nW IoT Node-Controlling SoC for MELs Power-Mode Management and Phantom Energy Reduction," in 2020 IEEE International Symposium on Circuits and Systems (ISCAS), Oct. 2020, pp. 1-5, iSSN: 2158-1525.
[120] A. Herkle, P. Rossak, H. Mandry, J. Becker, and M. Ortmanns, "Comparison of Measurement and Readout Strategies for RO-PUFs on Xilinx Zynq-7000 SoC FPGAs," in 2020 IEEE International Symposium on Circuits and Systems (ISCAS), Oct. 2020, pp. $1-5$, iSSN: 2158-1525.
[121] P. Singh, "A 19nW, near-threshold to I/O voltage level shifter in 28nm FD-SOI using $1.8 \mathrm{~V} / 28 \AA$ device for IoT Systems," in 2018 IEEE International Symposium on Circuits and Systems (ISCAS), May 2018, pp. 1-4, iSSN: 2379-447X.
[122] N. Laflamme-Mayer and M. Renaud, "A novel high-voltage 5.5 V resilient, floating and full-scale 3.3 V pulse-triggered level-shifter," in 2016 IEEE International Symposium on Circuits and Systems (ISCAS), May 2016, pp. 2242-2245, iSSN: 2379-447X.
[123] A. Abuelnasr, M. Ali, M. Amer, M. Nabavi, A. Hassan, B. Gosselin, and Y. Savaria, "Self-Adjusting Deadtime Generator for High-Efficiency High-Voltage Switched-Mode Power Amplifiers," in 2020 IEEE International Symposium on Circuits and Systems (ISCAS), Oct. 2020, pp. 1-5, iSSN: 2158-1525.
[124] J. C. García, J. A. Montiel-Nelson, and J. Sosa, "High performance single supply CMOS level up/down shifter for multiple voltages," in 2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS), Aug. 2015, pp. 1-4, iSSN: 1558-3899.
[125] N. Cuevas and E. Roa, "An All Low-Voltage Devices Level Shifter with Stress Protection for Powering Events," in 2020 IEEE International Symposium on Circuits and Systems (ISCAS), Oct. 2020, pp. 1-4, iSSN: 2158-1525.
[126] H. Shi, K. Sun, H. Wu, and Y. Li, "A Unified State-Space Modeling Method for a PhaseShift Controlled Bidirectional Dual-Active Half-Bridge Converter," IEEE Transactions on Power Electronics, vol. 35, no. 3, pp. 3254-3265, Mar. 2020, conference Name: IEEE Transactions on Power Electronics.
[127] M. Li, Z. Ouyang, M. A. E. Andersen, and B. Zhao, "Self-Driven Gate Driver for LLC Synchronous Rectification," IEEE Transactions on Power Electronics, vol. 36, no. 1, pp. 56-60, Jan. 2021, conference Name: IEEE Transactions on Power Electronics.
[128] J. Maeng, M. Shim, J. Jeong, I. Park, and C. Kim, "A Periodically Refreshed Capacitive Floating Level Shifter for Conditional Switching Applications," IEEE Transactions on Power Electronics, vol. 36, no. 2, pp. 1264-1268, Feb. 2021, conference Name: IEEE Transactions on Power Electronics.
[129] M. Esmaeilzadeh, M. Ali, A. Hassan, M. Nabavi, B. Gosselin, and M. Sawan, "A Tunable CMOS Thyristor-Based Pulse Generator for Integrated Sensor Interface Applications," in 2020 IEEE International Symposium on Circuits and Systems (ISCAS), Oct. 2020, pp. 1-5, iSSN: 2158-1525.
[130] S. Gundala, V. K. Ramanaiah, and P. Kesari, "High speed energy efficient level shifter for multi core processors," in International Conference on Circuits, Communication, Control and Computing, Nov. 2014, pp. 393-397.
[131] S. Kabirpour and M. Jalali, "A Power-Delay and Area Efficient Voltage Level Shifter Based on a Reflected-Output Wilson Current Mirror Level Shifter," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 67, no. 2, pp. 250-254, Feb. 2020, conference Name: IEEE Transactions on Circuits and Systems II: Express Briefs.
[132] K. Onizuka, K. Inagaki, H. Kawaguchi, M. Takamiya, and T. Sakurai, "Stacked-Chip Implementation of On-Chip Buck Converter for Distributed Power Supply System in SiPs," IEEE Journal of Solid-State Circuits, vol. 42, no. 11, pp. 2404-2410, Nov. 2007. [Online]. Available: http://ieeexplore.ieee.org/document/4362106/
[133] W. Shin, M. Kim, S. Park, and N. Baek, "A Real-time Video Processing Implementation with Massively Parallel Computation Support," in 2020 International Conference on Electronics, Information, and Communication (ICEIC). Barcelona, Spain: IEEE, Jan. 2020, pp. 1-2. [Online]. Available: https://ieeexplore.ieee.org/document/9051222/
[134] K. Abdelfattah, S. Galal, I. Mehr, A. J. Chen, C. Yu, M. Tjie, A. Tekin, X. Jiang, and T. L. Brooks, "A 40 nm Fully Integrated 82 mW Stereo Headphone Module for Mobile Applications," IEEE Journal of Solid-State Circuits, vol. 49, no. 8, pp. 1702-1714, Aug. 2014. [Online]. Available: http://ieeexplore.ieee.org/document/6797951/
[135] A. Zakerian, S. Vaez-Zadeh, and A. Babaki, "A Dynamic WPT System With High Efficiency and High Power Factor for Electric Vehicles," IEEE Transactions on Power Electronics, vol. 35, no. 7, pp. 6732-6740, Jul. 2020. [Online]. Available: https://ieeexplore.ieee.org/document/8920131/
[136] C.-T. Hsu, Y.-H. Chang, J.-S. Chen, H.-H. Lin, and J.-Y. Chou, "Implementation of IoT Device on Public Fitness Equipment for Health Physical Fitness Improvement," in 2020 International Conference on Mathematics and Computers in Science and Engineering (MACISE). Madrid, Spain: IEEE, Jan. 2020, pp. 236-239. [Online]. Available: https://ieeexplore.ieee.org/document/9195622/
[137] Y.-C. Chu, L.-R. Chang-Chien, N. S. Artan, D. Czarkowski, C.-H. Chang, J. Zou, and H. J. Chao, "On-Chip AC-DC Multiple-Power-Supplies Module for Transcutaneously Powered Wearable Medical Devices," IEEE Transactions on Industry Applications, vol. 54, no. 2, pp. 1724-1736, Mar. 2018. [Online]. Available: http://ieeexplore.ieee.org/document/8089428/
[138] N. Tang, W. Hong, B. Nguyen, Z. Zhou, J.-H. Kim, and D. Heo, "Fully Integrated Switched-Inductor-Capacitor Voltage Regulator With 0.82-A/mm ${ }^{2}$ Peak

Current Density and $78 \%$ Peak Power Efficiency," IEEE Journal of SolidState Circuits, vol. 56, no. 6, pp. 1805-1815, Jun. 2021. [Online]. Available: https://ieeexplore.ieee.org/document/9264223/
[139] Y. Jiang, M.-K. Law, Z. Chen, P.-I. Mak, and R. P. Martins, "Algebraic Series-Parallel-Based Switched-Capacitor DC-DC Boost Converter With Wide Input Voltage Range and Enhanced Power Density," IEEE Journal of SolidState Circuits, vol. 54, no. 11, pp. 3118-3134, Nov. 2019. [Online]. Available: https://ieeexplore.ieee.org/document/8825480/
[140] E. K. Sato, M. Kinoshita, Y. Yamamoto, and T. Amboh, "Redundant High-Density High-Efficiency Double-Conversion Uninterruptible Power System," IEEE Transactions on Industry Applications, vol. 46, no. 4, pp. 1525-1533, Jul. 2010. [Online]. Available: http://ieeexplore.ieee.org/document/5462868/
[141] A. K. Sadigh, V. Dargahi, and K. A. Corzine, "Investigation of Conduction and Switching Power Losses in Modified Stacked Multicell Converters," IEEE Transactions on Industrial Electronics, vol. 63, no. 12, pp. 7780-7791, Dec. 2016. [Online]. Available: http://ieeexplore.ieee.org/document/7563437/
[142] M. Caponet, F. Profumo, and A. Tenconi, "Evaluation of power losses in power electronic converters for industrial applications: comparison among hard switching, ZVS and ZVS-ZCS converters," in Proceedings of the Power Conversion Conference-Osaka 2002 (Cat. No.02TH8579), vol. 3. Osaka, Japan: IEEE, 2002, pp. 1073-1077. [Online]. Available: http://ieeexplore.ieee.org/document/998121/
[143] E. S. Glitz and M. Ordonez, "MOSFET Power Loss Estimation in LLC Resonant Converters: Time Interval Analysis," IEEE Transactions on Power Electronics, vol. 34, no. 12, pp. 11964-11980, Dec. 2019. [Online]. Available: https://ieeexplore.ieee.org/document/8684883/
[144] F. Gamand, M. D. Li, and C. Gaquiere, "A 10-MHz GaN HEMT DC/DC Boost Converter for Power Amplifier Applications," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 59, no. 11, pp. 776-779, Nov. 2012. [Online]. Available: http://ieeexplore.ieee.org/document/6384724/
[145] K. Norling, C. Lindholm, and D. Draxelmayr, "An Optimized Driver for SiC JFET-Based Switches Enabling Converter Operation With More Than 99\% Efficiency," IEEE Journal of Solid-State Circuits, vol. 47, no. 12, pp. 3095-3104, Dec. 2012. [Online]. Available: http://ieeexplore.ieee.org/document/6365769/
[146] C. Yao, Y. Zhang, H. Chen, X. Zhang, H. Li, Y. M. Alsmadi, and J. Wang, "Adaptive Constant Power Control of MHz GaN-Based AC/DC Converters for Low Power

Applications," IEEE Transactions on Industry Applications, vol. 54, no. 3, pp. 25252533, May 2018. [Online]. Available: https://ieeexplore.ieee.org/document/8288660/
[147] E. Velander, G. Bohlin, A. Sandberg, T. Wiik, F. Botling, M. Lindahl, G. Zanuso, and H.-P. Nee, "An Ultralow Loss Inductorless \$dv/dt\$ Filter Concept for Medium-Power Voltage Source Motor Drive Converters With SiC Devices," IEEE Transactions on Power Electronics, vol. 33, no. 7, pp. 6072-6081, Jul. 2018. [Online]. Available: https://ieeexplore.ieee.org/document/8010431/
[148] G. Zulauf, S. Park, W. Liang, K. N. Surakitbovorn, and J. Rivas-Davila, "C oss Losses in 600 V GaN Power Semiconductors in Soft-Switched, High- and Very-High-Frequency Power Converters," IEEE Transactions on Power Electronics, vol. 33, no. 12, pp. 10 74810 763, Dec. 2018. [Online]. Available: https://ieeexplore.ieee.org/document/8276583/
[149] H. Cao, X. Yang, C. Xue, L. He, Z. Tan, M. Zhao, Y. Ding, W. Li, and W. Qu, "A 12Level Series-Capacitor 48-1V DC-DC Converter With On-Chip Switch and GaN Hybrid Power Conversion," IEEE Journal of Solid-State Circuits, vol. 56, no. 12, pp. 3628-3638, Dec. 2021. [Online]. Available: https://ieeexplore.ieee.org/document/9521555/
[150] B. Sun, "Does GaN have a body diode?-understanding the third quadrant operation of GaN," Application Report-SNOAA36, Texas Instruments, 2019.
[151] S. Chellappan, "Design considerations of GaN devices for improving power converter efficiency and density," Application Notes, 2017.
[152] N. Mehta, "GaN FET module performance advantage over silicon," Texas Instruments, Inc. Application Note, SLYY071, 2015.
[153] Z. Yichi and F. Yang, "Maximizing the Performance of GaN with Ideal Diode Mode," Texas Instruments Application Report, 2020.
[154] D. Jauregui, B. Wang, and R. Chen, "Power Loss Calculation With Common Source Inductance Consideration for Synchronous Buck Converters," Application Report (SLPA009A), Texas Instruments, 2011.
[155] J. Reinert, A. Brockmeyer, and R. De Doncker, "Calculation of losses in ferro- and ferrimagnetic materials based on the modified Steinmetz equation," IEEE Transactions on Industry Applications, vol. 37, no. 4, pp. 1055-1061, Aug. 2001. [Online]. Available: http://ieeexplore.ieee.org/document/936396/
[156] Jieli Li, T. Abdallah, and C. Sullivan, "Improved calculation of core loss with nonsinusoidal waveforms," in Conference Record of the 2001 IEEE Industry Applications Conference. 36th IAS Annual Meeting (Cat. No.01CH37248), vol. 4. Chicago, IL, USA: IEEE, 2001, pp. 2203-2210. [Online]. Available: http: //ieeexplore.ieee.org/document/955931/
[157] S. Rai, "GaN, SiC or Silicon Mosfet - A Comparison Based On Power Loss Calculations," in PCIM Asia 2020; International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management, Nov. 2020, pp. 1-9.
[158] C. Yao, Y. Zhang, X. Zhang, H. Li, H. Chen, and J. Wang, "Adaptive constant power control and power loss analysis of a MHz GaN-based AC/DC converter for low power applications," in 2017 IEEE Applied Power Electronics Conference and Exposition (APEC), Mar. 2017, pp. 1755-1762, iSSN: 2470-6647.
[159] B. Kim, S. Kim, D.-Y. Huh, J.-H. Choi, and M. Kim, "Hybrid resonant half-bridge DC/DC converter with wide input voltage range," in 2018 IEEE Applied Power Electronics Conference and Exposition (APEC), Mar. 2018, pp. 1876-1881, iSSN: 2470-6647.
[160] Z. Zhang, O. C. Thomsen, and M. A. E. Andersen, "Soft-Switched Dual-Input DC-DC Converter Combining a Boost-Half-Bridge Cell and a Voltage-Fed Full-Bridge Cell," IEEE Transactions on Power Electronics, vol. 28, no. 11, pp. 4897-4902, Nov. 2013, conference Name: IEEE Transactions on Power Electronics.
[161] D. Marx, P. Magne, B. Nahid-Mobarakeh, S. Pierfederici, and B. Davat, "Large Signal Stability Analysis Tools in DC Power Systems With Constant Power Loads and Variable Power Loads-A Review," IEEE Transactions on Power Electronics, vol. 27, no. 4, pp. 1773-1787, Apr. 2012, conference Name: IEEE Transactions on Power Electronics.
[162] M. Aghaei, R. Ayoubi, and S. Kaboli, "A High Voltage Variable Inductor LCC Resonant Converter with High Power Factor over Wide Load Range," in 2019 10th International Power Electronics, Drive Systems and Technologies Conference (PEDSTC), Feb. 2019, pp. 279-284.
[163] T. Instruments, " $1.5-\mathrm{A}, 3-\mathrm{A}, 200-\mathrm{V}$ half bridge gate driver, 5-V UVLO and programmable dead-time for GaNFET and MOSFET," Tech. Rep. LMG1210. [Online]. Available: https://www.ti.com/product/LMG1210
[164] M. Amer, M. Ali, A. Abuelnasr, A. Hassan, M. Nabavi, Y. Savaria, and M. Sawan, "Fully Integrated Dual-Channel Gate Driver and Area Efficient PID Compensator for Surge Tolerant Power Sensor Interface," in 2020 18th IEEE International New Circuits and Systems Conference (NEWCAS), Jun. 2020, pp. 166-169.
[165] Y. Liang, "Intelligent Automotive Isolated Gate Driver with Adaptive Fault Management and Built-in Switched Mode Power Supply," in 2020 IEEE Applied Power Electronics Conference and Exposition (APEC), Mar. 2020, pp. 2643-2646, iSSN: 2470-6647.
[166] M. Asad, A. K. Singha, and R. M. S. Rao, "Dead Time Optimization in a GaN-Based Buck Converter," IEEE Transactions on Power Electronics, vol. 37, no. 3, pp. 2830-2844, Mar. 2022, conference Name: IEEE Transactions on Power Electronics.
[167] M. Karimi, M. Ali, A. Hassan, M. Sawan, and B. Gosselin, "A Wide-range Reconfigurable Deadtime and Delay Element for Optimal-Power Conversion," in 2021 19th IEEE International New Circuits and Systems Conference (NEWCAS), Jun. 2021, pp. 1-4.
[168] L. Schirone, M. Macellari, and F. Pellitteri, "Predictive dead time controller for GaN-based boost converters," IET Power Electronics, vol. 10, no. 4, pp. 421-428, 2017, _eprint: https://onlinelibrary.wiley.com/doi/pdf/10.1049/iet-pel.2015.0551. [Online]. Available: https://onlinelibrary.wiley.com/doi/abs/10.1049/iet-pel.2015.0551
[169] Y. Zheng, J. Guo, and K. N. Leung, "A Single-Inductor Multiple-Output Buck/Boost DC-DC Converter With Duty-Cycle and Control-Current Predictor," IEEE Transactions on Power Electronics, vol. 35, no. 11, pp. 12022-12 039, Nov. 2020. [Online]. Available: https://ieeexplore.ieee.org/document/9072538/
[170] X. Ke, J. Sankman, M. K. Song, P. Forghani, and D. B. Ma, "16.8 A 3-to-40V 10-to30 MHz automotive-use GaN driver with active BST balancing and VSW dual-edge deadtime modulation achieving $8.3 \%$ efficiency improvement and 3.4 ns constant propagation delay," in 2016 IEEE International Solid-State Circuits Conference (ISSCC), Jan. 2016, pp. 302-304, iSSN: 2376-8606.
[171] S. Tang, J. Xi, and L. He, "A GaN-based MHz active clamp flyback converter with adaptive dual edge dead time modulation for AC-DC adapters," in IECON 2017-43rd Annual Conference of the IEEE Industrial Electronics Society, Oct. 2017, pp. 546-553.
[172] D. Gu, J. Xi, and L. He, "Digitally controlled GaN-based MHz active clamp flyback converter with dynamic dead time optimisation for AC-DC adapter," IET Power Electronics, vol. 13, no. 16, pp. 3777-3786, Aug. 2020, publisher: IET Digital Library. [Online]. Available: https://digital-library.theiet.org/content/journals/10.1049/iet-pel. 2020.0464


[^0]:    ${ }^{1}$ The names of data buses standard have been omitted due to the industrial partner request.

