

University for the Common Good

# Symmetrical nine-phase drives with a single neutral-point: common-mode voltage analysis and reduction

Dabour, Sherif; Aboushady, Ahmed; Elgenedy, Mohamed; Gowaid, Azmy; Farrag, M E A; Abdel-Khalik, Ayman Samy; Massoud, Ahmed M; Ahmed, Shehab

Published in: Applied Sciences

Publication date: 2022

Document Version Author accepted manuscript

Link to publication in ResearchOnline

Citation for published version (Harvard):

Dabour, S, Aboushady, A, Elgenedy, M, Gowaid, A, Farrag, MEA, Abdel-Khalik, AS, Massoud, AM & Ahmed, S 2022, 'Symmetrical nine-phase drives with a single neutral-point: common-mode voltage analysis and reduction', *Applied Sciences*, vol. 12.

General rights

Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

Take down policy

If you believe that this document breaches copyright please view our takedown policy at https://edshare.gcu.ac.uk/id/eprint/5179 for details of how to contact us.



Article

# Symmetrical Nine-Phase Drives with a single neutral-point: Common-Mode Voltage Analysis and Reduction



6

13

14

15

16

17

1

2

3

Sherif M. Dabour<sup>1,2,\*</sup>, Ahmed A. Aboushady<sup>2</sup>, Mohamed A. Elgenedy<sup>2</sup>, I. A. Gowaid<sup>2,3</sup>, Mohamed Emad Farrag<sup>2</sup>, Ayman S. Abdel-Khalik<sup>3</sup>, Ahmed Massoud<sup>4,\*</sup>, Shehab Ahmed<sup>5</sup>

**Citation:** Dabour, S.; Aboushady, A.; Elgenedy, M.; Gowaid, I.; Farrag, E.; Abdel-Khalik, A.; Massoud, A.; Ahmed, S. Symmetrical Nine-Phase Drives with a single neutral-point: Common-Mode Voltage Analysis and Reduction. *Appl. Sci.* **2022**, *12*, x. https://doi.org/10.3390/xxxxx

Academic Editor: Firstname Lastname

Received: date Accepted: date Published: date

**Publisher's Note:** MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



**Copyright:** © 2022 by the authors. Submitted for possible open-access publication under the terms and conditions of the Creative Commons Attribution (CC BY) license (https://creativecommons.org/licenses/by/4.0/).

- <sup>1</sup> Faculty of Engineering, Tanta University, Tanta 31733, Egypt; sherif.dabour@f-eng.tanta.edu.eg
- <sup>2</sup> Electrical and Electronics Eng. Dept., Glasgow Caledonian University, Glasgow G4 0BA, Scotland, UK (sherif.dabour@gcu.ac.uk, ahmed.aboushady@ieee.org, mohamed.elgenedy@gcu.ac.uk, azmy.gowaid@gcu.ac.uk, mohamed.farrag@gcu.ac.uk)
- <sup>3</sup> Electrical Eng. Dept., Alexandria University, Alexandria 21544, Egypt (ayman.abdel-khalik@alexu.edu.eg)
- <sup>4</sup> Electrical Eng. Dept., Qatar University, Doha, Qatar (ahmed.massoud@qu.edu.qa)
- <sup>5</sup> Electrical Eng. Dept., KAUST, Thuwal 23955, Saudi Arabia (e-mail: shehab.ahmed@kaust.edu.sa)
- \* Correspondence: <u>sherif.dabour@gcu.ac.uk</u>, and <u>ahmed.massoud@qu.edu.qa</u>

**Abstract:** Power converters generate switching Common-Mode Voltage (CMV) through the Pulse Width Modulation (PWM). Several problems occur in the drive systems due to the generated CMV. These problems can be dangerous to the insulation and bearings of the electric machine windings. In recent years, many modulation methods have been developed to reduce the CMV in multiphase machines. Symmetrical nine-phase machines with single-neutral are considered in this paper. In this case, conventional PWM uses eight active vectors of different magnitudes in combination with two zero states in a switching cycle, and this generates maximum CMV. This paper proposes two PWM schemes to reduce the CMV in such a system. The first scheme is called Active-Zero-State (AZS). It replaces the zero vectors with suitable opposite active vectors. The second scheme uses ten large active vectors during switching and is called SVM-10L. Compared with conventional strategies, the AZS reduces the peak CMV by 22.2%, while the SVM-10L reduces the peak CMV by 88.8%. Moreover, this paper presents a carrier-based implementation of the proposed schemes to simplify the implementation. The proposed schemes are assessed using simulations and experimental studies for an induction motor load under different case studies.

**Keywords:** Nine-phase motor; Space vector modulation (SVM); Common Mode Voltage (CMV); Nine-Phase Inverter.

## 1. Introduction


Due to their advantages over three-phase machines, multiphase induction machines 7 have recently gained much attention for medium voltage and high-power applications 8 [1]. These systems have high reliability, fault tolerance capability, higher power density, 9 and reduced switch ratings in the power converters. So, they are well suited for many 10 applications that are principally associated with electric vehicles (EVs), ship propulsion, 11 electric aircraft, and remote high-power wind power generation systems [1-3]. 12

The nine-phase drive, shown in Fig. 1, has specific merits among the various possible numbers of phases, such as [4]:

1. The stator of the standard three-phase machine can be rewound to obtain the ninephase stator, while the rotor is still the same.

2. The 9-phase VSI can be realized as a combination of standard three-phase inverters.

3. In terms of control and fault-tolerant operation, it has additional degrees of freedom.18These merits make the 9-phase machines attractive in different applications. Several19contributions have been made to embody the nine-phase systems in ultrahigh-speed20elevators [5], onboard chargers of electric vehicles [3,6-8], aerospace [9], ship propulsion,21wind energy generation systems, and high-power industrial applications [1,2,10].22



**Figure 1.** Schematic diagram of nine-phase inverter feeding a symmetrical nine-phase motor.

Although nine-phase machines are distinguished by their lower dv/dt value; they 25 still have the same peak CMV as the three-phase machine, which equals  $V_{dc}$  [11, 12]. 26 Regardless of the number of phases, the CMV seems a common problem in drive systems. 27 Hence, it represents one of the leading research topics to be investigated in the drive 28 systems, where it leads to multiple unwanted effects such as [11-14]: 29

- 30
- 2. Winding insulation failure, and

Electromagnetic Interference (EMI),

1.

3. Damage to motor bearings due to leakage currents.

The traditional solutions to mitigate CMV's effects on the drive systems are based on 33 hardware solutions such as using a passive output filter or grounded brushes for the 34 bearings [13]. However, all these solutions are costly and need significant maintenance. 35 Consequently, the research has been directed to find more affordable and straightforward 36 methods to apply. Therefore, some modifications have been adopted to the conventional 37 Sinusoidal PWM and Space Vector Modulation (SVM) techniques to effectively reduce the 38 CMV, beginning with three-phase drive systems [15]. These solutions were extended after 39 that to multiphase machines. In particular, the problem of CMV reduction in five-phase 40 machines has received substantial interest [11, 13, 16-19]. Moreover, few studies have 41 focused on the CMV reduction methods in six- and seven-phase machines such as [20, 21]. 42

In particular, the CMV problems in the nine-phase machines have rarely been 43 studied directly. As an example of an odd-phase multiphase machine, it has only been 44 mentioned in [12, 23, 24]. Additionally, simulation and experimental results in these 45 works are based on RL loads. These studies ignore the inductances and mutual 46 inductances inside the machine subspaces, which are significant, resulting in inaccurate 47 results. There has been no research to the authors' knowledge that has comprehensively 48 explored this topic. 49

This paper aims to fill this gap by proposing CMV reduction PWM schemes for 50 symmetrical nine-phase IM drives fed from two-level VSI with optimal performance and 51 without extra-hardware components. This paper describes the nine-phase VSI modeling 52 and introduces the basic outlines to reduce CMV in the nine-phase motor drives. Aiming 53 to solve the CMV problem of symmetrical nine-phase machines, two unique SVM 54 schemes to reduce the CMV are proposed. The first scheme extends the concept of CMVR 55 in the three-phase system to the nine-phase case by replacing the true zero vectors with 56 two opposite active vectors. This approach reduces the CMV's peak by 22.2% compared 57 with the conventional scheme. However, the 9-phase system has eight CMV levels, and 58 the elimination of true zero-states does not guarantee minimal CMV as in the three-phase 59 system. Hence a new CMV reduction scheme is needed. Therefore, the second approach 60 has been proposed to address the CMV problem more efficiently, and this represents the 61 key contribution of this paper. It utilizes ten large active vectors in every switching period 62 to reduce the CMV magnitude by 88.8% and ensure minimal CMV. This paper also 63 presents a detailed CMV analysis of the conventional and proposed schemes. Finally, 64 simulation and experimental results of the conventional and the proposed schemes are 65 provided to verify the new SVM scheme's effectiveness and motor performance. 66

23

24

31

## 2. Nine-Phase Induction Motor Drives

The schematic diagram of a nine-phase motor fed from two-level VSI is shown in Fig. 68 1. The motor has a star-connected stator winding with a single neutral point, n. The 69 switching state of a leg-*j* in the nine-phase VSI (*j*=*a*,*b*,*c*,*d*,*e*,*f*,*g*,*h*,*i*) is determined by a 70 switching function  $S_j \in \{0,1\}$ , which is defined as:  $S_j = 0$  when the upper transistor of the 71 corresponding leg *j* is OFF, and  $S_j = 1$  when it is ON. Therefore, the state of the inverter 72 switches can be determined by the switching vector, <u>S</u> which contains the switching 73 function of each leg of the inverter 74

$$\underline{S} = \begin{bmatrix} S_a & S_b & S_c & S_d & S_e & S_f & S_g & S_h & S_i \end{bmatrix}$$
(1)


The nine-phase VSI has 512 (2<sup>9</sup>) switching vectors for connecting the output phases 75 to the positive or negative dc-rails [25]. These switching combinations can be analyzed in 76 five groups, as listed in Table 1. The groups are represented as  $\{k,l\}$  where k and l are the 77 numbers of phases connected to the positive and negative rails of the dc-link, respectively. 78 The corresponding instantaneous phase to neutral voltages of the symmetrical nine-phase 79 machine can be expressed based on the inverter switching functions by 80

$$v_{jn} = V_{dc} \left( S_j - 1/9 \sum_{k=a}^{i} S_k \right) \tag{2}$$

where  $V_{dc}$  is the dc-link voltage.

These voltages are mapped on four subspace planes, namely  $\alpha\beta$ ,  $x_1y_1$ ,  $x_2y_2$  and  $x_3y_3$ . The output voltage's fundamental component relates to the first plane, while the other harmonic components map into the other planes [23]. The transformation matrix given in (3) 84 is used to calculate the  $\alpha\beta$  and xy components from the phase variables, where  $\alpha=2\pi/9$ . 85 Application of (3) in conjunction with (2) results in voltage representation in the planes of 86 Fig. 2, where the dots represent space vectors' tips [26]. 87

$$\begin{bmatrix} v_{\alpha} \\ v_{\beta} \\ v_{x_1} \\ v_{y_1} \\ v_{x_2} \\ v_{y_2} \\ v_{y_3} \end{bmatrix} = 2/9 \begin{bmatrix} 1 & \cos(\alpha) & \cos(2\alpha) & \cos(3\alpha) & \cos(4\alpha) & \cos(5\alpha) & \cos(6\alpha) & \cos(7\alpha) & \cos(8\alpha) \\ 0 & \sin(\alpha) & \sin(2\alpha) & \sin(3\alpha) & \sin(4\alpha) & \sin(5\alpha) & \sin(6\alpha) & \sin(7\alpha) & \sin(8\alpha) \\ 1 & \cos(2\alpha) & \cos(4\alpha) & \cos(6\alpha) & \cos(8\alpha) & \cos(\alpha) & \cos(3\alpha) & \cos(5\alpha) & \cos(7\alpha) \\ 0 & \sin(2\alpha) & \sin(4\alpha) & \sin(6\alpha) & \sin(8\alpha) & \sin(\alpha) & \sin(3\alpha) & \sin(5\alpha) & \sin(7\alpha) \\ 1 & \cos(3\alpha) & \cos(6\alpha) & 1 & \cos(3\alpha) & \cos(6\alpha) & 1 & \cos(3\alpha) & \cos(6\alpha) \\ 0 & \sin(3\alpha) & \sin(6\alpha) & 0 & \sin(3\alpha) & \sin(6\alpha) & 0 & \sin(3\alpha) & \sin(6\alpha) \\ 1 & \cos(4\alpha) & \cos(8\alpha) & \cos(3\alpha) & \cos(7\alpha) & \cos(2\alpha) & \cos(6\alpha) & \cos(5\alpha) \\ 0 & \sin(4\alpha) & \sin(8\alpha) & \sin(3\alpha) & \sin(7\alpha) & \sin(2\alpha) & \sin(6\alpha) & \sin(\alpha) & \sin(5\alpha) \end{bmatrix} \begin{bmatrix} v_{\alpha} \\ v_{b} \\ v_{c} \\ v_{d} \\ v_{e} \\ v_{f} \\ v_{g} \\ v_{h} \\ v_{i} \end{bmatrix}$$
(3)



**Figure 2.** Output-voltage space vector planes corresponding to the switching combinations of the 90 nine-phase VSI. 91

67

81

88

Groups	$\{k,l\}$	Number of states	Type of states
Ι	{9, 0} and {0, 9}	2	Zero
II	{8, 1} and {1, 8}	18	
III	{7, 2} and {2, 7}	72	Active
IV	{6, 3} and {3, 6}	170	Active
V	{5, 4} and {4, 5}	250	

Table 1. Switching Combination Groups for 9-phase VSI.

### 3. CMV Analysis in Nine-Phase Drives

The CMV in the drive system,  $V_{CM}$  is defined as the potential difference between the machine's neutral and the dc supply's midpoint. It can be determined for three-phase systems from 95

$$V_{CM} = \frac{V_{dc}}{3} \sum_{k=a}^{c} S_j - V_{dc}/2.$$
 (4)

From (4), it can be concluded that the zero vectors in the three-phase system ([000], 97 [111]) produce a maximum peak CMV ( $\pm$ V<sub>dc</sub>/2), while a minimum peak CMV of ( $\pm$ V<sub>dc</sub>/6) 98 is produced by the active vectors, and the CMV has four levels. It is noticeable that the 99 elimination of zero vectors in the three-phase systems reduces the peak CMV to  $\pm$ V<sub>dc</sub>/6. 100

Some SVM techniques are presented to CMVR in the three-phase systems by avoiding the zero vectors [14]. Based on the three-phase CMVR techniques, it is possible to obtain the same output voltage of the inverter by replacing the zero vectors with two opposite active vectors. Likewise, the CMV in the nine-phase system can be expressed by 104

$$V_{CM} = \frac{V_{dc}}{9} \sum_{k=a}^{l} S_j - \frac{V_{dc}}{2}$$
(5)

Applying (5) to the switching vector groups of the nine-phase VSI, ten different levels 105 of  $V_{CM}$  can be distinguished: 106

- Maximum CMV of magnitude  $\pm V_{dc}/2$ , 107
- Large CMV of magnitude  $\pm 7V_{dc}/18$ ,
- Medium CMV of magnitude  $\pm 5V_{dc}/18$ , 109
- Small CMV of magnitude  $\pm V_{dc}/6$  and, 110
- Minimum CMV of magnitude  $\pm V_{dc}/18$ .

From which, the switching vectors can be reclassified according to the magnitude of the 112 CMV as listed in Tables 2 and 3, and the following observation can be made 113

- The zero vectors (0, 511) generate maximum CMV. Consequently, the inverter's zero 114 vectors should be avoided to reduce the CMV, and a reduction of 22.2% in the peak 115 CMV can be obtained. 116
- 2. If group 2 switching states are also avoided, the peak CMV can be reduced by 44.4%. 117
- 3. Bypassing of group 3 reduces the peak CMV by 66.6%.
- 4. However, the peak CMV can be reduced by 88.8% if the switching states of group 5 119 are only used. 120

#### 3. Conventional SVM For Nine-Phase Voltage Source Inverter

This section reviews the conventional SVM scheme for the nine-phase VSI given in 122 [23] to address the CMV problems adequately. In this scheme, eight active vectors and the 123 two zero vectors (0, 511) are utilized in each sector to obtain the reference vector  $(v_{\alpha\beta}^*)$ . 124 The eight active vectors are selected from  $\alpha - \beta$  subspace to eliminate the components of 125 the x-y subspaces [25]. Then, the selected vectors should be organized to minimize the 126 switching stresses and obtain symmetrical SVM. Figs. 3(a) and 4(a) show the selected vec-127 tors in sector 1, the corresponding switching sequence, and the CMV waveform, respec-128 tively. The eight vectors' duty cycles can be determined by 129

4 of 17

93

92

121

118

108

G	Groups The decimal value of the switching vectors (*)			
1	(9-0)	511	1	
1	(0-9)	0	$\frac{1}{2}V_{dc}$	
2	(8-1)	255, 383, 447, 479, 495, 503, 507, 509, 510	7	
Ζ.	(1-8)	1, 2, 4, 8, 16, 32, 64, 128, 256	$\overline{18}^{V_{dc}}$	
3	(7-2)	127, 191, 223, 239, 247, 251, 253, 254, 319, 351, 367, 375, 379, 381, 382, 415, 431, 439, 443, 445, 446, 471, 475, 477, 478, 487, 491, 493, 494, 499, 501, 502, 505, 506, 508	$\frac{5}{18}V_{dc}$	
5 —	(2-7)	3, 5, 6, 9, 10, 12, 17, 18, 20, 24, 33, 34, 36, 40, 48, 65, 66, 68, 72, 80, 96, 129, 130, 132, 136, 144, 160, 192, 257, 258, 260, 264, 272, 288, 320, 384	18 <sup>• dc</sup>	
4	(6-3)	63, 95, 111, 119, 123, 125, 126, 159, 175, 183, 187, 189, 190, 207, 215, 219, 221, 222, 231, 235, 237, 238, 243, 245, 246, 249, 250, 252, 287, 303, 311, 315, 317, 318, 335, 343, 347, 349, 350, 359, 363, 365, 366, 371, 373, 374, 377, 349, 350, 359, 363, 365, 366, 371, 373, 374, 377, 378, 380, 399, 407, 411, 413, 414, 423, 427, 429, 430, 435, 437, 438, 441, 442, 444, 455, 459, 461, 462, 467, 469, 470, 473, 474, 476, 483, 485, 486, 489, 490, 492, 497, 498, 500, 504	$\frac{3}{18}V_{dc}$	
	(3-6)	7, 11, 13, 14, 19, 21, 22, 25, 26, 28, 35, 37, 38, 41, 42, 44, 49, 50, 52, 56, 67, 69, 70, 73, 74, 76, 81, 82, 84, 88, 97, 98, 100, 104, 112, 131, 133, 134, 137, 138, 140, 145, 146, 147, 148, 152, 161, 162, 164, 168, 176, 193194, 196, 200, 208, 224, 259, 261, 262, 265, 266, 268, 273, 274, 276, 280, 289, 290, 292, 296, 304, 321, 322, 324, 328, 336, 352, 385, 388, 392, 400, 416, 448	18	
-	(5-4)	31, 47, 55, 59, 61, 62, 79, 87, 91, 93, 94, 103, 107, 109, 110, 115, 117, 118, 121, 122, 124, 143, 151, 155, 157, 158, 167, 171, 173, 174, 179, 181, 182, 185, 186, 188, 199, 203, 205, 206, 211, 213, 214, 217, 218, 220, 227, 229, 230, 233, 234, 236, 241, 232, 244, 248, 271, 279, 283, 285, 286, 295, 299, 301, 302, 307, 309, 310, 313, 314, 316, 327, 331, 333, 334, 339, 341, 342, 345, 346, 348 355, 357, 358, 361, 362, 364, 369, 370, 372, 376, 391, 395, 397, 398, 403, 405, 406, 409, 410, 412, 419, 421, 422, 425, 426, 428, 433, 434, 436, 440, 451, 453, 454, 457, 458, 460, 465, 466, 468, 472, 481, 482, 484, 488, 496	1	
5	(4-5)	15, 23, 27, 29, 30, 39, 43, 45, 46, 51, 53, 54, 57, 58, 60, 71, 75, 77, 78, 83, 85, 86, 89, 90, 92, 99, 101, 102, 105, 106, 108, 113, 114, 116, 120, 135, 139, 141, 142, 149, 150, 153, 154, 156, 163, 165, 166, 169, 170, 172, 177, 178, 180, 184, 195, 197, 198, 201, 202, 204, 209, 210, 212, 216, 225, 226, 228, 232, 240, 263, 267, 269, 270, 275, 277, 278, 281, 282, 284, 291, 293, 294, 297, 298, 300, 305, 306, 308, 312, 323, 325, 326, 329, 330, 332, 337, 338, 340, 344, 353, 354, 356, 360, 368, 387, 389, 390, 393, 394, 396, 401, 402, 404, 408, 417, 418, 420, 424, 432, 449, 450, 452, 456, 464, 480	$\frac{1}{18}V_{dc}$	

## Table 2. Switching table for 9-phase VSI and corresponding CMV

 $^{(*)}$  The numbers in this column represent the decimal value corresponding to the switching vector, S of each space vector.

Groups	Number of switching vectors	CMV	$\pm V_{CM}$
1	2	Maximum	$0.5V_{dc}$
2	18	Large	7 <i>V<sub>dc</sub></i> /18
3	72	medium	$5V_{dc}/18$
4	170	Small	$3V_{dc}/18$
5	250	Minimum	$V_{dc} / 18$

5 of 17

130

132

where the subscripts  $\alpha 1 \rightarrow \alpha 4$ , and  $\beta 1 \rightarrow \beta 4$  refer to the eight active vectors ( $\alpha 1 \equiv 451, \alpha 2 \equiv 134$ 385,  $\alpha 3 \equiv 487, \alpha 4 \equiv 256, \beta 1 \equiv 449, \beta 2 \equiv 483, \beta 3 \equiv 384, \beta 4 \equiv 503$ ), and the subscripts  $1\alpha \rightarrow 8\alpha$ , 135  $1\beta \rightarrow 8\beta, 1x1 \rightarrow 8x1, 1y1 \rightarrow 8y1, 1x2 \rightarrow 8x2, 1y2 \rightarrow 8y2, 1x3 \rightarrow 8x3, 1y3 \rightarrow 8y3$  refer to the 136 components of the vectors in different subspaces. 137

The reference voltage vectors for the x - y planes of (6) are set to zero to nullify the 138 harmonic components. Hence, the duty cycles of the active vectors for sinusoidal output 139 voltages can be determined by solving the matrix given in (6) for 140  $V_{x_{1}y_{1}}^{*} = V_{x_{2}y_{2}}^{*} = V_{x_{3}y_{3}}^{*} = 0$ . Solving this matrix yields 141

$$\begin{cases} d_{\alpha 1} = 0.6737 v_{\alpha}^{*} - 1.6972 v_{\beta}^{*} \\ d_{\alpha 2} = 0.5920 v_{\alpha}^{*} - 1.4913 v_{\beta}^{*} \\ d_{\alpha 3} = 0.4388 v_{\alpha}^{*} - 1.1055 v_{\beta}^{*} \\ d_{\alpha 4} = 0.2348 v_{\alpha}^{*} - 0.5916 v_{\beta}^{*} \\ d_{\beta 1} = 1.8043 v_{\beta}^{*} \\ d_{\beta 2} = 1.5891 v_{\beta}^{*} \\ d_{\beta 3} = 1.1783 v_{\beta}^{*} \\ d_{\beta 4} = 0.6260 v_{\beta}^{*} \end{cases}$$

$$(7)$$

If the summation of the duty cycles corresponding to  $\alpha$ - and  $\beta$ -axis is assumed to be  $d_{\alpha}$  142 and  $d_{\beta}$ , respectively, hence 143

$$\begin{cases} d_{\alpha 1} + d_{\alpha 2} + d_{\alpha 3} + d_{\alpha 4} = d_{\alpha} \\ d_{\beta 1} + d_{\beta 2} + d_{\beta 3} + d_{\beta 4} = d_{\beta} \end{cases}$$
(8)

Accordingly

$$\begin{cases} d_{\alpha 1}/d_{\alpha} = d_{\beta 1}/d_{\beta} = 0.1205 \\ d_{\alpha 2}/d_{\alpha} = d_{\beta 2}/d_{\beta} = 0.2268 \\ d_{\alpha 3}/d_{\alpha} = d_{\beta 3}/d_{\beta} = 0.3055 \\ d_{\alpha 4}/d_{\alpha} = d_{\beta 4}/d_{\beta} = 0.3473 \end{cases}$$
(9)

$$\begin{aligned} (d_{\alpha} &= V_o^* \sin(\pi/9 - \vartheta) / (V_l \sin(\pi/9)) \\ (d_{\beta} &= V_o^* \sin(\vartheta) / (V_l \sin(\pi/9)) \end{aligned}$$
(10)

where  $V_l$  is the largest active vector magnitude, which equals  $0.64V_{dc}$  [23],  $\vartheta$  indicates the reference vector position and  $V_o^*$  is the reference vector length. The duty cycle for the zero vectors (0, 511),  $d_z$  is then determined by 145

$$d_{z} = 1 - \sum_{m=1}^{4} (d_{\alpha k} + d_{\beta k}).$$
(11)

The maximum output fundamental voltage obtained considering the traditional scheme148is 50.9 % of the input dc-voltage. As shown in Fig. 4(a), the traditional SVM provides ten149CMV levels between ± 0.5Vdc.150

## 4. Proposed SVM For CMV Reduction

#### a) AZS-Scheme


In this scheme, two appropriate opposite active vectors in all subspaces are used to obtain 153 the same effect of the actual zero states (0, 511) and reduce the CMV magnitude. A similar 154

144

151

proposal is presented in [14], [16], [21] but for three-, five- and seven-phase VSIs, respec-155 tively. To get the same output voltage vector magnitude as in the conventional SVM 156 scheme, the duty cycles of these phase-opposed voltage vectors must be the same and 157 equals  $d_z$  that is determined for the true zero vectors. With this concept, any two active 158 vectors in phase opposition will generate a zero vector on average and obtain a similar 159 output voltage as in the conventional scheme. 160  $V_{240}$ 

 $V_{496}$ 



**Figure 3.** Selected space-vectors of sector-1 in  $\alpha - \beta$  subspace corresponding to the traditional and proposed SVM technique.




Figure 4. Switching sequence and the corresponding CMV of the selected space vector in sector-1 using traditional and proposed SVM schemes.

Table 4. Selected Zero-Vector of AZS Scheme

Sector	Vectors	Sector	Vectors	-

Sector Vectors 1 264, 247 7 33, 478 13 68, 443 2 136, 375 8 17, 494 14 66, 445 3 132, 379 9 272, 239 15 34, 477 4 68, 443 10 264, 247 16 33, 478 5 66, 445 11 136, 375 17 17,494 132, 379 18 6 34, 477 12 272, 239

However, some of these vectors generate a switching pattern with more than one switching cycle per sampling period (Ts), thus increasing the switching frequency. In this 165 case, the only pair of vectors in phase opposition that preserves a constant switching 166

7 of 17

161

frequency (1/Ts), hence ensuring one switching cycle per sampling period occurs, is (264, 167 247) for the first sector. These vectors form group 3 (Table 2) and generate a CMV with 168 peak values of  $\pm 5V_{dc}/18$ . After searching for all sectors, Table 4 lists the new zero vectors 169 selected to reduce the CMV and ensure minimum switching commutations. Moreover, 170 the selected vectors and the switching pattern of sector-1 in this scheme indicate the 171 generated CMV, as shown in Fig. 3(b) and Fig. 4(b), respectively. It is noticeable that the 172 elimination of the true zero vectors reduces the peak CMV by 22.22%, with the peak CMV 173 equaling  $\pm 7V_{dc}/18$ . 174

### b) SVM-10L Scheme

In this technique, only the voltage vectors of group-5 in the  $\alpha - \beta$  subspace, 176 represented by the large space vectors in Fig. 2(a) and listed in Table 5, are used to 177 synthesize the reference voltage vector. With this scheme, it is possible to achieve a 178 minimum CMV voltage of  $\pm V_{dc}/18$  magnitude. Ten large active vectors should be 179 considered in each switching cycle to obtain a fixed switching frequency with a 180 symmetrical PWM pattern. Focusing on sector 1, the ten adjacent large vectors (271, 263, 181 391, 387, 451, 449, 481, 480, 496, and 240) are selected to satisfy the minimum CMV and 182 switching frequency conditions as shown in Figs. 3(c) and 4(c). Moreover, the selected 183 vectors minimize the error voltage vectors. It is essential to mention that the duty cycles 184 of the selected vectors should be calculated using (6) to satisfy the  $v_{xy} = 0$  condition. 185

#### 5. Carrier-Based Implementation

The key problem of the carrier-based implementation of the SVM techniques is to find the reference signals that will be compared with the carriers to obtain the same performance. Typically, the reference signals for leg-*j* can be defined by 189

$$_{j} = v_{j}^{*} + v_{zs} = M \cos \theta_{j} + v_{zs} \tag{12}$$

where  $\omega$  is the frequency in rad/s, k = 1.9 and  $v_{zs}$  is the injected zero-sequence signal (zs).

#### a) CB-SVM Scheme

The carrier-based implementation of the conventional SVM of 9-phase VSI is 192 commonly discussed in the different works [12],[13], and the ZSS,  $v_{zs}$  is governed by 193

$$v_{zs} = v_{\mu} = -1/2 \left( v_{\max}^* + v_{\min}^* \right) \tag{13}$$

where  $v_{\max}^* = \max(v_j^*)$  and  $v_{\min}^* = \min(v_j^*)$ .

For the sake of illustration, the reference, and min-max injected signals of the conventional SVM scheme for M = 0.95 are shown in Fig. 5(a). Thus, the reference signals are compared with a common high-frequency triangular carrier wave to obtain the inverter's switching pulses. 198

Conversely, in the CB implementation of CMVR schemes, two opposite carrier waves 199 are utilized instead of a single carrier [13]. The carrier-wave selection depends on the 200 sector or the phase order, as shown in Table 6. 201

## b) CB-AZS Scheme

This scheme uses the same ZSS signal given in (10), which is employed for CB-SVM203but with the carriers defined in Table 6. For example, the reference signals of phases a and204f in sector 1, which have the maximum and minimum envelope, are compared with the205negative carrier wave, while the other reference signals are compared with the positive206carrier. The same approach is extended to other sectors.207

#### c) CB-SVM-10L Scheme

In the carrier-based implementation of the proposed CMVR method using the 10large space vector method, a different ZSS signal is utilized. In this case, the ZSS,  $v_{\xi}$  is obtained by applying the maximum magnitude test 211

190

186

175

8 of 17

191 192

194

202

$$v_{\xi} = (2\xi - 1) - \xi v_{\max}^* - (1 - \xi) v_{\min}^*$$
  

$$\xi = 1/2 \left( 1 + \text{sign}(\cos(9\omega t)) \right).$$
(14)

The reference and zero sequence signals of this scheme are shown in Fig. 5(b). The 212 reference signals are also compared with the opposite carriers determined from Table 6 to 213 obtain the gating pulses. 214

## 6. Common-mode Voltage Analysis

215

221

224

As far as this paper is concerned with the CMV magnitude, the CMV waveform and 216 its instantaneous function,  $v_{cm}$  is considered in every section of the sample time for the 217 conventional and proposed schemes. For example, the CMV waveforms of Fig. 4 for the 218 first sector are considered. It can be seen that  $v_{cm}$  shows a staircase waveform. The mean 219 square value of the CMV for one sample time,  $v_{cm-MS}^2$  is determined as follows [13] 220

$$v_{cm-MS}^2 = \frac{1}{T_s} \int_{t_0}^{t_0+T_s} v_{cm}^2 dt.$$
 (15)

where  $T_s$  is the sampling time.

Based on (13) and the CMV waveforms of Fig. 4, the mean square CMV,  $v_{cm-MS}^2$  can 222 be written as 223

$$v_{cm-MS}^2 = D_{PWM} (V_{dc}/18)^2.$$
(16)

where


$$D_{\text{SVM}} = \{9^2(d_0 + d_{511}) + 7^2(d_{256} + d_{503}) + 5^2(d_{384} + d_{487}) + 3^2(d_{385} + d_{483}) + d_{449} + d_{451}$$
(17)  

$$D_{\text{AZS}} = \{5^2(d_{264} + d_{247}) + 7^2(d_{256} + d_{503}) + 5^2(d_{384} + d_{487}) + 3^2(d_{385} + d_{483}) + d_{449} + d_{451}$$
(18)  

$$D_{\text{SV-10L}} = 1$$
(19)

**Table 5.** Selected Vectors for the SVM-10L Scheme

Angle	Vectors	Angle	Vectors	Angle	Vectors
0	451	120	248	-120	31
20	449	140	120	-100	15
40	481	160	124	-80	271
60	480	180	60	-60	263
80	496	-160	62	-40	391
100	240	-140	30	-20	387



(a) SVM and ASZ-PWM

(b) SVM-10L

Figure 5. Reference and injected signals of carrier-based implementation.

Based on (14) to (17), Fig. 6(a) shows the dependency of RMS-CMV with the 229 modulation index and the angle  $\theta$  in the first sector for the analyzed PWM schemes. As 230 can be seen, the AZS scheme gives a lower CMV than the conventional SVM scheme, 231 while the proposed SVM-10L scheme gives the minimum CMV with a constant 232 magnitude of any value of *M*. Consequently, the total RMS-CMV for the fundamental 233 period,  $V_{cmf-RMS}$  is determined from 234

225

226

$$V_{cm}(M) = \sqrt{\frac{9}{\pi} \int_0^{\pi/9} v_{cm-MS}^2(M,\theta) d\theta}.$$
 (20)

Solving (20) for the analyzed PWM schemes yields

$$\frac{2}{m^{2}} = \begin{cases} \frac{1}{4} - \frac{M}{9\pi} \left( 2k_{2} + k_{4} + k_{8} + 2k_{1} + \sqrt{3} \right) & \textcircled{O} & (SVM) \\ \frac{49}{7} - \frac{M}{7} \left( 2k_{2} + k_{3} + k_{5} - 6k_{5} + \sqrt{3} \right) & \textcircled{O} & (AZS) \end{cases}$$
(21)

$$\frac{V_{cm}^2}{V_{dc}^2} = \begin{cases} 4 & 9\pi & 2 & 4 & 0 & 1 & 1 \\ \frac{49}{18^2} - \frac{M}{9\pi} (2k_2 + k_4 + k_8 - 6k_1 + \sqrt{3}) & \textcircled{AZS} \\ \frac{1}{18^2} & \textcircled{SV-10L} \end{cases}$$

where  $k_p$  is a constant and equals

$$k_p = \sin(p\pi/18), p \in \{1, 2, 3, ...\}$$
 (22)

Fig. 6(b) shows RMS-CMV as a function of the modulation index for all analyzed 237 schemes. As can be observed, CMVR schemes show better performance than the 238 conventional SVM scheme, especially for lower M. Over the entire modulation range, the 239 SV-10L scheme has the best performance. 240

Table 6. Selection of Carrier Waves for The CBPWM of the Analyzed PWM Schemes

Sec	tor	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
	а	Ν	Р	Р	Р	Р	Р	Р	Р	Ν	Ν	Р	Р	Р	Р	Р	Р	Р	Ν
	b	Р	Ν	Ν	Р	Р	Р	Р	Р	Р	Р	Ν	Ν	Р	Р	Р	Р	Р	Р
	с	Р	Р	Р	Ν	Ν	Р	Р	Р	Р	Р	Р	Р	Ν	Ν	Р	Р	Р	Р
S	d	Р	Р	Р	Р	Р	Ν	Ν	Р	Р	Р	Р	Р	Р	Р	Ν	Ν	Р	Р
AZS	e	Р	Р	Р	Р	Р	Р	Р	Ν	Ν	Р	Р	Р	Р	Р	Р	Р	Ν	Ν
7	f	Ν	Ν	Р	Р	Р	Р	Р	Р	Р	Ν	Ν	Р	Р	Р	Р	Р	Р	Р
	g	Р	Р	Ν	Ν	Р	Р	Р	Р	Р	Р	Р	Ν	Ν	Р	Р	Р	Р	Р
	h	Р	Р	Р	Р	Ν	Ν	Р	Р	Р	Р	Р	Р	Р	Ν	Ν	Р	Р	Р
	i	Р	Р	Р	Р	Р	Р	Ν	Ν	Р	Р	Р	Р	Р	Р	Р	Ν	Ν	Р
	а	Р	Р	Р	Р	Р	Р	Р	Р	Р	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Ν
	b	Ν	Ν	Р	Р	Р	Р	Р	Р	Р	Р	Р	Ν	Ν	Ν	Ν	Ν	Ν	Ν
	с	Ν	Ν	Ν	Ν	Р	Р	Р	Р	Р	Р	Р	Р	Р	Ν	Ν	Ν	Ν	Ν
T	d	Ν	Ν	Ν	Ν	Ν	Ν	Р	Р	Р	Р	Р	Р	Р	Р	Р	Ν	Ν	Ν
SV-10L	e	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Р	Р	Р	Р	Р	Р	Р	Р	Р	Ν
S	f	Р	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Р	Р	Р	Р	Р	Р	Р	Р
	g	Р	Р	Р	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Р	Р	Р	Р	Р	Р
	h	Р	Р	Р	Р	Р	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Р	Р	Р	Р
	i	Р	Р	Р	Р	Р	Р	Р	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Р	Р

(P) letter denotes  $\mathcal{V}_{tri}$  while the (N) letter denotes the opposite carrier of  $\mathcal{V}$ 




Figure 6. RMS-CMV dependency for the analyzed PWM schemes.

235

236

241

## 7. Simulation and Experimental Results

## a) Simulation Results

Simulation models for the nine-phase VSI feeding a symmetrical nine-phase 246 inductive load are carried out using the MATLAB/PLECS software platform to verify the 247 proposed CMVR scheme's effectiveness. Ideal switches are assumed with a switching 248 frequency of 10 kHz. The inverter is fed from a 200V dc-supply, and the simulation 249 parameters are given in Table 7. Three simulation studies are carried out for the analyzed 250 PWM schemes, as shown in Figs.7-9. 251

In all cases, the inverter is controlled to obtain an output peak voltage of 96V/phase 252 at 50Hz, while the motor starts at no-load, then a load of 7 N-m is applied at 1.2 sec. Fig. 253 7 shows the nine-phase motor currents and phase voltage waveforms, motor torque and 254 speed response, and finally, the CMV waveforms for all the presented PWM schemes. 255 Moreover, Fig. 8 shows the FFT analysis of the output voltages. From these results of Figs. 256 7 and 8, it can be observed that, 257

- The output phase currents are very close in all the presented PWM schemes. 258 Moreover, the motor currents exhibit near sinusoidal waveforms. 259
- Nevertheless, eliminating the true zero and specific switching vectors to reduce the 260 CMV magnitude in the AZS and SV-10L schemes generate more distortion in the 261 motor voltage and currents, as shown in Figs. 7 and 8. The motor terminal voltage 262 total harmonic distortions (THDs) are higher in the CMVR schemes than in the 263 conventional SVM scheme. The THD has been evaluated considering harmonic 264 components up to 20 kHz.
- 3. The reversal voltage chops in the phase-*a* voltage waveform,  $v_a$  shown in Fig. 7 266 represents the utilization of phase-opposed vectors instead of the true zero vectors in 267 the AZS and SV-10L schemes. 268
- 4. Moreover, motor speed and torque responses are similar.
- However, CMV waveforms are quite different. As can be seen, the CMVR schemes 270 reduce the CMV peak more than the conventional SVM scheme, while the proposed 271 SV-10L scheme gives the minimum CMV. From this point of view, it can be deduced 272 that the SV-10L scheme presents better overall performance with additional voltage 273 harmonics. 274

### Table 7. Simulation Parameters

Parameter	Value	Parameter	Value
Rated power (hp)	1.5	No of the pole pairs	2
Phase voltage (V)	96	Frequency (Hz)	50
Rated speed (rpm)	1430	$R_{r1}\left(\Omega\right)$	1.06
$R_s(\Omega)$	3.4	<i>L</i> <sub><i>r</i>1</sub> (mH)	5.8
$L_s$ (mH)	5.8	<i>L</i> <sub><i>m</i>1</sub> (mH)	97


269

275

276

279

244








Figure 8. FFT analysis for the output phase voltage of the conventional SVM and proposed CMVR schemes.

## **b.** Experimental Results

This section is devoted to the laboratory-designed experimental setup and the 281 measurements. Fig. 9 shows the photograph of the experimental setup. The symmetrical 282 nine-phase induction motor is obtained by rewinding the stator of an existing 1.5hp three-283 phase squirrel cage machine, while the rotor was kept the same. Moreover, the nine-phase 284 VSI is constructed using discrete semiconductors and based on Power MOSFET-IRFP460. 285 The inverter is powered by a three-phase phase autotransformer via an uncontrolled 286 rectifier. The dc-link comprises two series, 4700µF/600V, to obtain positive, negative, and 287 midpoint terminals. The PWM schemes and their gating signals are implemented via the 288 DS1104 dSPACE platform. Six of the nine phases have LEM current sensors for measuring 289 the output phase current, while the phase voltage and the CMV were measured via 290 TERCO-1971 differential voltage probes. Finally, a Tektronix DPO2024 Oscilloscope is 291 used to show the voltage and current waveforms. 292




Figure 9. Experimental Setup.

In the experiment, the motor is operating at no-load conditions with a frequency of 295 20Hz, and the inverter is fed from 100Vdc. Due to the capability of the dSPACE platform, 296 the switching frequency is set at 3kHz. Fig. 10 shows the measurement of the phase 297 voltage waveforms for the motor phase-*a* voltage, the currents of phase *a* and *b*, and the 298 CMV waveforms for the analyzed PWM techniques. Moreover, to evaluate the quality of 299 the inverter outputs, the Fast Fourier Transform (FFT) spectrum for the captured motor 300 current for each scheme is shown in Figure 11. It can be observed that a near sinusoidal 301 current with about THD of 5.6% is achieved with the SVM scheme but with a high CMV 302 magnitude. However, the proposed AZS and SV-10L schemes that reduce the CMV have 303 multiple low-order harmonics in the motor currents with high THD. 304

It is worth mentioning from the experimental results that although the duty cycles 305 and the analyzed modulation schemes' implementations ensure sinusoidal output voltage 306 with zero x - y components, the motor currents' experimental waveforms are distorted. 307 This is owed to the following reasons:

- 1. The motor was initially a three-phase machine. Only the stator winding was replaced 309 to configure a symmetrical nine-phase machine, while the rotor was kept the same. 310 This results in some induced xy current components and increased mutual 311 inductance coupling effects. 312
- 2. Application of deadtime for the inverter switching signal to prevent short-circuits 313 between the upper and lower switches of the same leg, and 314
- Parasitic effects of the semiconductors. 3.
- it seems that the largest peaks appear at periodic intervals. Is there a possibility that 4. 316 it is due to a loss of controllability? Is it possible that the distortion is due to the 317 possible delay in the changes of current direction when changing state or sequence? 318

280

293

294

308

Authors are asked to describe whether or not these are a possibility. It is requested 319 that they include an additional figure where the switching signals are shown, and 320 the dead time considered can be clearly observed 321

Another comment is that the voltage and current spikes in Fig. 10 are due to the PWM 5. 322 schemes' deadtime effects. 323




Figure 10. Experimental results of phase voltage, two of the line currents, and the CMV waveforms for the analyzed PWM schemes.

It can be concluded that the simulation and experimental results show a good agreement, and a notable reduction of CMV is observed in the proposed SV-10L scheme at the expense of additional current harmonics. Therefore, low efficiency is expected when the reduced CMV schemes are used.

A further comment made here is that in this paper, we focus primarily on designing PWM modulation schemes to reduce common-mode voltage effects; however, to achieve 331 a robust drive system, a voltage regulation and a current control loop must be designed. 332 When closed-loop control strategies, such as vector control, are employed, the control 333 loops are used to generate the reference modulating signals. Then, the proposed PWM modulators in this paper are used to generate the gating pulses that operate the inverter switches.




Figure 11. Fourier Transform analysis for the motor current for the analyzed PWM schemes.

## Conclusions

Two Common-mode Voltage (CMV) reduction PWM schemes based on the SVM 338 technique for a nine-phase induction drive system have been proposed in this paper, and 339 the following conclusions can be derived. 340

325 326

327

328

324

329 330

334 335 336

- By replacing the zero vectors in the conventional SVM technique with two opposite 1. 341 active vectors (selected to reduce the CMV and to give the minimum number of 342 commutations), the peak CMV has been reduced by 22.2%, and the peak CMV 343 becomes  $\pm 7V_{dc}/18$  instead of  $\pm V_{dc}/2$  in the conventional SVM scheme. 344
- 2. In the second method, called the SV-10L scheme, the peak CMV is reduced to 345  $\pm V_{dc}/18$ . In this scheme, ten large active vectors selected from the  $\alpha\beta$  subspace are 346 used during a switching period. The dwelling times of these vectors in the xy plane 347 are determined to nullify the harmonics and are used in the implementation. 348
- Notably, the second scheme gives minimum CMV magnitude with constant 3. 349 switching frequency and minimum error vectors. It reduces the peak CMV by 88.8% 350 compared with the conventional SVM scheme. 351

Moreover, the implementation of the proposed schemes using simple carrier-based 352 PWM approaches is presented. In this approach, two opposite symmetrical triangular 353 carrier waves are utilized. The CMV analysis for the conventional and proposed schemes 354 has been presented. 355

Simulation and experimental results of conventional and proposed PWM schemes 356 are provided to verify their effectiveness and their effect on motor performance. The 357 experimental results have shown good agreement with the simulation results by 358 comparing the conventional and the proposed schemes. The proposed schemes have a 359 slightly distorted motor current in the experimental study; therefore, lower efficiency is 360 expected compared to the conventional SVM. 361

#### **Author Contributions:**

Conceptualization, and software, Sherif M. Dabour; methodology, Ayman S. Abdel-Khalik; 363 validation, Shehab Ahmed and Ahmed Massoud; formal analysis, I. A. Gowaid; investigation, Ahmed A. Aboushady; resources, Mohamed Emad Farrag; experimental work, Mohamed A. 365 Elgenedy; writing-original draft preparation, Sherif M. Dabour; writing-review and editing, 366 Ahmed A. Aboushady, and Ayman S. Abdel-Khalik; visualization, Ahmed Massoud; supervision, Mohamed Emad Farrag; project administration, Shehab Ahmed. All authors have read and agreed 368 to the published version of the manuscript. 369

Funding: This research received no external funding.

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Data Availability Statement: Not applicable.

Acknowledgements: Open Access funding provided by the Qatar National Library.

Conflicts of Interest: The authors declare no conflict of interest.

#### References

- Levi, E.; Barrero, F.; Duran, M. J. Multiphase machines and drives Revisited. IEEE Trans. Ind. 1. 377 Electron., 2016, vol. 63, pp. 429-432. 378
- 2. Barrero, F.; Duran, M. J. Recent Advances in the Design, Modeling, and Control of Multiphase 379 Machines-Part I. IEEE Trans. Industrial Electronics, 2016, vol. 63, no. 1, pp. 449-458. 380
- Metwly, M. Y.; Abdel-Majeed, M. S.; Abdel-Khalik, A. S.; Hamdy, R. A.; Hamad, M. S.; Ahmed, 3. 381 S. A Review of Integrated On-Board EV Battery Chargers: Advanced Topologies, Recent 382 Developments and Optimal Selection of FSCW Slot/Pole Combination. IEEE Access, 2020, vol. 383 8, pp. 85216-85242. 384
- de Souza, T. S.; Bastos, R. R.; Cardoso Filho, B. J. Modeling and Control of a Nine-Phase 4. Induction Machine with Open Phases. IEEE Transactions on Industry Applications, 2018, vol. 54, no. 6, pp. 6576-6585.
- 5. Prathap Reddy, B.; Meraj, M.; Iqbal, A.; Keerthipati, S.; Bhaskar, M. S. A Hybrid Multilevel Inverter Scheme for Nine-Phase PPMIM Drive by Using Three-Phase Five-Leg Inverters. IEEE Transactions on Industrial Electronics, 2021, vol. 68, no. 3, pp. 1895-1904.

362

364

367

370

371 372 373

374

375

376

385

386

387

388

389

- Subotic, I.; Bodo, N.; Levi, E.; Jones, M. Onboard Integrated Battery Charger for EVs Using an Asymmetrical Nine-Phase Machine. *IEEE Trans. on Industrial Electronics*, 2015, vol. 62, no. 5, pp. 3285-3295.
   393
- Yu, F.; Zhang, W.; Shen, Y.; Mao, J. A Nine-Phase Permanent Magnet Electric-Drive-Reconstructed Onboard Charger for Electric Vehicle. *IEEE Trans. on Energy Conv.*, 2018, vol. 33, no. 4, pp. 2091-2101.
- 8. Metwly, M. Y.; et al. IoT-Based Supervisory Control of an Asymmetrical Nine-Phase Integrated On-Board EV Battery Charger. *IEEE Access*, **2020**, vol. 8, pp. 62619-62631.
- 9. Niu, X.; Schofield, N.; Al-Adsani, A. Comparison of 3- and 9-phase brushless PM drive systems for aerospace actuation. *6th IET International Conference on Power Electronics, Machines, and Drives (PEMD 2012)*, **2012**, Bristol, pp. 1-2.
- Entrambasaguas, P.; Zoric, I.; González-Prieto, I.; Duran, M. J.; Levi, E. Direct Torque and Predictive Control Strategies in Nine-Phase Electric Drives Using Virtual Voltage Vectors. *IEEE Transactions on Power Electronics*, 2019, vol. 34, no. 12, pp. 12106-12119.
- Chen, K.; Hsieh, M. Generalized Minimum Common-Mode Voltage PWM for Two-Level 405 Multiphase VSIs Considering Reference Order. *IEEE Trans. on Power Electron.*, 2017, vol. 32, no. 406 8, pp. 6493-6509. 407
- 12. Liu, Z.; et al. Sawtooth Carrier-Based PWM Methods With Common-Mode Voltage Reduction for Symmetrical Multiphase Two-Level Inverters with Odd Phase Number. *IEEE Trans. on Power Electronics*, **2021**, vol. 36, no. 1, pp. 1171-1183.
- Dabour, S. M.; Abdel-Khalik, A. S.; Massoud, A. M.; Ahmed, S. Analysis of Scalar PWM
   Approach with Optimal Common-Mode Voltage Reduction Technique for Five-Phase
   Inverters. *IEEE Journal of Emerging and Selected Topics in Power Electronics*, 2019, vol. 7, no. 3, pp.
   1854-1871.
- Dabour, S. M.; Abdel-Wahab, S. M.; Rashad, E. M. Common-Mode Voltage Reduction 415 Algorithm with Minimum Switching Losses for Three-Phase Inverters. 2019 21st International 416 Middle East Power Systems Conference (MEPCON), 2019, Cairo, Egypt, pp. 1210-1215. 417
- 15. Rendusara, D. A.; Cengelci, E.; Enjeti, P. N.; Stefanovic, V. R.; Gray, J. W. Analysis of commonmode voltage-"neutral shift" in medium voltage PWM adjustable speed drive (MV-ASD) systems. *IEEE Trans. on Power Electronics*, **2000**, vol. 15, no. 6, pp. 1124-1133.
- Durán, M. J.; Prieto, J.; Barrero, F.; Riveros, J. A.; Guzman, H. Space-Vector PWM With Reduced Common-Mode Voltage for Five-Phase Induction Motor Drives. *IEEE Transactions on Industrial Electronics*, 2013, vol. 60, no. 10, pp. 4159-4168.
- 17. Durán, M. J.; Prieto, J.; Barrero, F. Space Vector PWM With Reduced Common-Mode Voltage for Five-Phase Induction Motor Drives Operating in Overmodulation Zone. *IEEE Transactions on Power Electronics*, **2013**, vol. 28, no. 8, pp. 4030-4040.
- Dabour, S. M.; Abdel-Khalik, A. S.; Ahmed, S.; Massoud, A. Model-predictive control for common-mode voltage reduction and third-harmonic current injection techniques with fivephase inverters. 2017 Nineteenth International Middle East Power Systems Conference (MEPCON), 2017, Cairo, pp. 1310-1315.
- Dabour, S. M.; Abdel-Khalik, A. S.; Ahmed, S.; Massoud, A; Allam, S.M. Common-mode voltage reduction for space vector modulated three- to five-phase indirect matrix converter. *Inter. J. of Elec. Power & Energy Systems*, 2018, Vol. 95, pp. 255-274.
- Shen, Z.; Jiang, D.; Liu, Z.; Ye, D.; Li, J. Common-Mode Voltage Elimination for Dual Two-Level 434 Inverter-Fed Asymmetrical Six-Phase PMSM. *IEEE Trans. on Power Electron.*, 2020, vol. 35, no. 435 4, pp. 3828-3840.
- Dabour, S. M.; Abdel-Khalik, A. S.; Ahmed, S.; Massoud, A. Common-mode voltage reduction 437 of matrix converter fed seven-phase induction machine. 2016 XXII International Conference on 438 Electrical Machines (ICEM), Lausanne, 2016, pp. 975-981. 439
- Chen, K.-Y.; Hsieh, M.-S. Generalized Minimum Common-Mode Voltage PWM for Two-Level 440 Multiphase VSIs Considering Reference Order. *IEEE Transactions on Power Electronics*, 2017, vol. 441 32, no. 8, pp. 6493-6509. 442
- Yu, B.; Song, W.; Guo, Y. A Simplified and Generalized SVPWM Scheme for Two-Level 443 Multiphase Inverters with Common-Mode Voltage Reduction. *IEEE Transactions on Industrial* 444 *Electronics*, 2022, vol. 69, no. 2, pp. 1378-1388.
- 24. Grandi, G.; Serra, G.; Tani, A. Space Vector Modulation of a Nine-Phase Voltage Source Inverter. 2007 IEEE International Symposium on Industrial Electronics, Vigo, **2007**, pp. 431-436.
- Dujic, D.; Jones, M.; Levi, E. Space Vector PWM for Nine-Phase VSI with Sinusoidal Output Voltage Generation: Analysis and Implementation. *IECON 2007 - 33rd Annual Conference of the IEEE Industrial Electronics Society*, Taipei, **2007**, pp. 1524-1529.

397

398

399

400

401

408

409

410

418

419

420

421

422

423

424

425

426

427

428

429

430

446

 Dabour, S. M.; Allam, S. M.; Rashad, E. M. Indirect space-vector PWM technique for three to nine-phase matrix converters. 2015 IEEE 8<sup>th</sup> GCC Conference & Exhibition, Muscat, 2015, pp. 1-6.
 451