

Design and Analysis of 1-Bit Full Adder and Logic Gates

M. K. Musale,

P.G. Student, Department of Electronics & Telecommunication Engineering, Pravara Rural Engineering College, Loni, Maharashtra, India

Prof. S. M. Turkane

Associate Professor, Department of Electronics & Telecommunication Engineering, Pravara Rural Engineering College, Loni, Maharashtra, India

Abstract: The scaling of Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET) are commonly used in high speed integrated circuits, yield smaller and faster more functions at lower cost. Various problems exist with scaling of MOSFET devices i.e. short channel effects (SCE), drain induced barrier lowering, velocity saturation which limits the performance of MOSFETs. Scaling limitations of MOSFET devices leads to lower ON to OFF current ratio limited by 60mV/dec sub threshold slope. A new type of device called "Tunnel FET" is used to overcome these difficulties. TFET can beat 60mV/dec sub-threshold swing of MOSFETs. In Tunnel FET the carrier are generated by band-to-band tunneling and OFF current is low. Tunnel FET have energy barrier in OFF state, which avoids application where leakage is concern of interest. In this Project sub-threshold swing and low OFF current is simulated and its power is analyzed. Basically in VLSI circuit like design of IC we have to simulate all the parameters of the devices & circuit regarding of that IC or any devices like FET, MOSFET, CMOS etc. In device simulation we are most widely use software named as "HSPICE". We are doing analysis of full bit adder. We are going to compare different characteristics.

Keywords : MOSFET, TFET, HSPICE.

I. INTRODUCTION

The Tunnel Field Effect Transistors (TFET) are one of the most promising successors of Metal Oxide Semiconductor Field Effect Transistors (MOSFET) due to their potential for sub-60mV/decade sub-threshold swing. Such a reduced swing is a necessary requirement for ultra low power, ultra low voltage and high speed operation of next generation VLSI circuits. According to the scientific report-2010 of IMEC, TFET is the most promising device due to its strong similarity with the MOSFET configuration, which allows significant use of the existing MOSFET expertise in fabrication of VLSI chips using TFETs.

TFET can be a 3-terminal or a 4-terminal device built in silicon. The gate-controlled band to band tunneling is the working principle of this transistor [12] and its basic structure is a gated P-I-N diode. Compared to MOSFET, TFET has several advantages [12, 3]: i) suitable for low power applications due to lower leakage current, ii) better immunity to short channel effects, iii) subthreshold swing (SS) is not limited to 60mV/decade, iv) enhanced operating speed due to tunneling, v) much smaller threshold voltage (V_{TH}) roll-off, vi) low off current and vii) higher on/off current ratio. Thus TFET can be thought as a promising alternative to the MOSFET for low power and high-speed applications.

The Tunnel Field Effect Transistor (TFET) had been chosen before as the most promising device to respond to the demanding requirements of future technology nodes. Tunnel FET use electric field control of band to band tunnelling as the current gating mechanism [1,2]. The benefits of the TFET are especially linked to its potential for sub-60mV/decade sub-threshold swings [4], a pre-requisite for scaling the supply voltage well below 1V. Furthermore, the TFET has reduced short-channel effects compared to the MOSFET.

Tunnelling is a quantum mechanical phenomenon with no analog in classical physics. It occurs when an electron passes to a potential barrier without having energy to do. Tunneling is so great i.e., lower sub-threshold swing can allow lower operating voltages to be used [5]. It leads to chips that consume less power. Electrons tunnel from valence band to conduction band to conduction band where they readily transport to drain terminal. Holes on drain side will tunnel into valence band and transport into floating body. In scaling, TFET do not suffer from short channel effects. Power dissipation of TFETs can beat 60mV/dec sub-threshold swing of MOSFETs [4,9].

In most of the literature published so far, the experimentally shown ON-currents are unacceptably low for a technology that would like to replace the MOSFET. While OFF-currents are in the range of femtoamperes or microamperes, ON-currents for applied drain and gate voltages of 2 V are still limited to the nanoamperes range. Furthermore, in order to have a CMOS-compatible technology, voltages should be limited even more, to about 1.2 V [9].

II. RELATED WORK

Over the last five decades, transistor scaling has driven the tremendous gains seen in the performance and power of integrated circuits. The scaling of Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET) are commonly used in high speed integrated circuits, yield smaller and faster more functions at lower cost. Various problems exist with scaling of MOSFET devices i.e. short channel effects (SCE), drain induced barrier lowering, velocity saturation which limits the performance of MOSFETs. Scaling limitations of MOSFET devices leads to lower ON to OFF current ratio limited by 60mV/dec sub threshold slope.

A new type of device called “Tunnel FET” is used to overcome these difficulties. TFET can beat 60mV/dec sub-threshold swing of MOSFETs. In Tunnel FET the carrier are generated by band-to-band tunneling and OFF current is low. Tunnel FET have energy barrier in OFF state, which avoids application where leakage is concern of interest. In this Project sub-threshold swing and low OFF current is simulated and its power is analyzed.

Due to the technology scaling CMOS size is shrinking, performance is improved but new problems aroused that is short channel length effects which causes more leakage currents and hence more power dissipation. To avoid this problem researcher have found new device structure or technology which is Tunnel FET. They both are designed to overcome the short channel length effects of CMOS. And these devices are now becoming more advanced and better than CMOS.

1. To study the different characteristics of TFET.
2. Design TFET referring latest IEEE paper in HSPICE.
3. Optimize TFET for best performance in HSPICE.
4. Design different energy efficient circuit using CMOS, TFET and Optimized Tunnel-FET for 32nm technology in HSPICE.
 - Inverter.
 - Ripple Carry Adder.
 - Gates.
 - Full adder.
5. Compare different parameters of CMOS, TFET and Optimized Tunnel-FET to improve the performance of different energy efficient circuits.
6. To study the comparative characteristics of CMOS, TFET & Optimized TFET.

III. OVERVIEW OF TFET

The simulated crosssection of a p-type TFET is shown in fig. 1. The channel width and length of the device is taken as 60nm and 30nm respectively. The device structure of TFET resembles that of the MOSFET with one exception. In the MOSFET, source and drain are doped with the same type of dopants and the dopant types are opposite to that of substrate, while in a TFET, source and drain are of opposite doping types and the drain region has a doping type same as that of substrate with high concentration. According to structural configuration, TFET is a combination of several devices [19]: 1) the reversed P-I-N diode at the off state, 2) Esaki tunnel diode at the on state, 3) the MOS diode to form the inversion or accumulation layer when gate voltage is applied. In an NTFET, the substrate is lightly doped with n-type dopants.




Figure 1. Basic structure of PTFET

Source and drain are heavily doped p and n type regions respectively. In case of PTFET, the substrate is lightly doped p-type while source and drain are heavily doped with n-type and p-type dopants respectively. The doping concentration of source and drain are about 10^{20} cm^{-3} and for substrate and channel, the doping concentration is 10^{15} cm^{-3} so that the channel behaviour is intrinsic. Channel doping concentration (NCH) is varied later to study the effect of channel concentration on device performance.

IV. GATE VOLTAGE VS DRAIN CURRENT (IDS-VGS) CHARACTERISTICS:

The gate voltage-drain current ($I_{DS}-V_{GS}$) characteristics of the NTFET and PTFET are shown in fig. 3. In the case of NTFET, the drain current increases with increasing gate voltage. If negative gate voltage is applied, the NTFET will show a weak PTFET behaviour. In case of PTFET, the drain current increases with decreasing the gate voltage. The weak NTFET behaviour can also be observed here when positive gate voltage is applied. It is clear from the fig. 3 that, for PTFETs, the current value is less when positive gate voltage is applied as compared to the current values of NTFET when negative voltage is applied. This is due to the facts that the threshold voltage of PTFET is more than that of NTFET and large effective mass of carriers in the PTFET which reduces the tunnelling probability.




Figure 3. Ids- Vgs characteristics of a 30nm NTFET and PTFET

As already mentioned in the model calibration part, that using Energy Balance Transport for simulations does not bring a significant change in the device characteristics. In this context, Fig. 3(a) (inset) compares the current voltage characteristics obtained from DD and EBT model and they are found to be similar and in close proximity to each other and thus validates the choice of Drift Diffusion model. compares the TFET architectures for their I_{ds} - V_{gs} characteristics. The On current (I_{ON}) for a p-n-p-n architecture is enhanced in comparison to p-i-n due to a heavily doped n+ pocket region present at the source channel junction, which helps in improving the lateral electric field appearing at the tunneling junction and hence the drive current. It has been observed that the p-i-n and HG p-i-n structure and similarly p-n-p-n and HG p-n-p-n structure have identical I_{ds} - V_{gs} and I_{ds} - V_{ds} characteristics.




Figure 3(a) TFET transfer characteristics (I_{DS} VS V_{GS})

V. OVERVIEW OF RCA

Ripple Carry Adder (RCA) is a basic adder which works on basic addition principle. The architecture of RCA is shown in Fig.4.




Fig.4 Block diagram of RCA

RCA contains series structure of Full Adders (FA), each FA is used to add two bits along with carry bit. The carry generated from each full adder is given to next full adder and so on. Hence, the carry is propagated in a serial computation. Hence, delay is more as the number of bits is increased in RCA.

Assume you want to add two operands A and B where

$$A = A_3 A_2 A_1 A_0$$

$$B = B_3 B_2 B_1 B_0$$

$$A + B = 11000 = C_{out} S_3 S_2 S_1 S_0$$

From the example above it can be seen that we are adding 3 bits at a time sequentially until all bits are added. A full adder is a combinational circuit that performs the arithmetic sum of three input bits: augends A_i , addend B_i and carry-in C_{in} from the previous adder. Its results contain the sum S_i and the carry-out, C_{out} to the next stage.

So to design a 4-bit adder circuit we start by designing the 1-bit full adder then connecting the four 1-bit full adders to get the 4-bit adder as shown in the diagram above. For the 1-bit full adder, the design begins by drawing the Truth Table for the three input and the corresponding output SUM and CARRY. The Boolean Expression describing the binary adder circuit is then deduced. The binary full adder is a three input combinational circuit which satisfies the truth table below.




Fig.5 Diagram and Truth Table of Full Adder

The Boolean equations of a full adder are given by:

$$S_{out} = ABC + AB'C' + A'B'C + BA'C'$$

$$S_{out} = A \oplus B \oplus C$$

$$C_{out} = AB + AC + BC$$

$$C_{out} = AB + C(A \oplus B)$$

The circuit diagram is shown in Fig.6.




Fig. 6. The Gate level Diagram of Full Adder

VI. EXPERIMENTAL RESULTS

NOT

| VDD | Avgpwr | Peakpwr | PDP | EDP | tpdd |
|-----|----------|----------|----------|----------|----------|
| 0.2 | 5.32E-11 | 1.03E-08 | 9.15E-20 | 1.57E-28 | 1.72E-09 |
| 0.3 | 1.43E-10 | 2.33E-07 | 2.67E-20 | 5.00E-30 | 1.87E-10 |
| 0.4 | 3.33E-10 | 2.33E-06 | 9.40E-21 | 2.66E-31 | 2.83E-11 |
| 0.5 | 7.37E-10 | 8.97E-06 | 6.77E-21 | 6.23E-32 | 9.19E-12 |
| 0.6 | 1.58E-09 | 1.88E-05 | 8.48E-21 | 4.56E-32 | 5.37E-12 |
| 0.7 | 3.32E-09 | 2.91E-05 | 1.32E-20 | 5.26E-32 | 3.98E-12 |
| 0.8 | 6.94E-09 | 6.94E-09 | 2.24E-20 | 7.20E-32 | 3.22E-12 |
| 0.9 | 1.46E-08 | 4.17E-05 | 4.07E-20 | 1.14E-31 | 2.79E-12 |

XOR

| VD | Avgpwr | Peakpwr | PDP | EDP | tpdd |
|-----|----------|----------|----------|----------|----------|
| 0.2 | 2.84E-10 | 2.09E-08 | 5.59E-18 | 1.10E-25 | 1.97E-08 |
| 0.3 | 7.49E-10 | 4.37E-07 | 2.08E-18 | 5.76E-27 | 2.77E-09 |
| 0.4 | 1.73E-09 | 4.96E-06 | 7.82E-19 | 3.53E-28 | 4.51E-10 |
| 0.5 | 3.81E-09 | 2.32E-05 | 4.28E-19 | 4.80E-29 | 1.12E-10 |
| 0.6 | 8.17E-09 | 5.34E-05 | 3.87E-19 | 1.83E-29 | 4.73E-11 |
| 0.7 | 1.73E-08 | 8.69E-05 | 4.97E-19 | 1.43E-29 | 2.87E-11 |
| 0.8 | 3.65E-08 | 1.20E-04 | 7.59E-19 | 1.58E-29 | 2.08E-11 |
| 0.9 | 7.75E-08 | 1.51E-04 | 1.29E-18 | 2.15E-29 | 1.67E-11 |

AND

| VD | Avgpwr | Peakpwr | PDP | EDP | tpdd |
|-----|----------|----------|----------|----------|----------|
| 0.2 | 6.84E-11 | 5.22E-09 | 7.69E-19 | 8.66E-27 | 1.13E-08 |
| 0.3 | 1.78E-10 | 1.01E-07 | 2.84E-19 | 4.55E-28 | 1.60E-09 |
| 0.4 | 4.08E-10 | 7.59E-07 | 1.06E-19 | 2.77E-29 | 2.61E-10 |

| | | | | | |
|-----|----------|----------|----------|----------|----------|
| 0.5 | 8.86E-10 | 2.71E-06 | 5.78E-20 | 3.77E-30 | 6.52E-11 |
| 0.6 | 1.89E-09 | 6.51E-06 | 5.32E-20 | 1.50E-30 | 2.82E-11 |
| 0.7 | 3.95E-09 | 1.41E-05 | 6.90E-20 | 1.21E-30 | 1.75E-11 |
| 0.8 | 8.24E-09 | 2.21E-05 | 1.05E-19 | 1.34E-30 | 1.28E-11 |
| 0.9 | 1.73E-08 | 3.45E-05 | 1.78E-19 | 1.83E-30 | 1.03E-11 |

OR

| VDD | Avgpwr | Peakpwr | PDP | EDP | tpdd |
|-----|----------|----------|----------|----------|----------|
| 0.2 | 9.93E-11 | 1.62E-08 | 1.18E-18 | 1.40E-26 | 1.19E-08 |
| 0.3 | 2.63E-10 | 3.67E-07 | 4.66E-19 | 8.26E-28 | 1.77E-09 |
| 0.4 | 5.99E-10 | 3.73E-06 | 1.78E-19 | 5.26E-29 | 2.97E-10 |
| 0.5 | 1.28E-09 | 1.42E-05 | 9.41E-20 | 6.92E-30 | 7.35E-11 |
| 0.6 | 2.63E-09 | 2.81E-05 | 8.24E-20 | 2.58E-30 | 3.13E-11 |
| 0.7 | 5.35E-09 | 4.04E-05 | 1.00E-19 | 1.87E-30 | 1.87E-11 |
| 0.8 | 1.07E-08 | 5.12E-05 | 1.42E-19 | 1.89E-30 | 1.33E-11 |
| 0.9 | 2.13E-08 | 6.72E-05 | 2.22E-19 | 2.31E-30 | 1.04E-11 |

VII. CONCLUSION

In this work performance of TFET is discussed. We propose and discussed the basic static operation, and studied by simulation the characteristics of tunnel FET as a better than 60mV/dec current switch. TFET has lower sub-threshold slope than MOSFET. Tunnel FET is applicable for low power devices as it gives lower off current. It is difficult to achieve high I_{ON} degrading I_{OFF} , and sub-threshold slope below 60mV/dec. TFET is one of the promising devices. The power of TFET is very low. The gate has been implemented using TFET the observed in shows TFET is low power as compared to conventional MOSFET.

REFERENCES

- [1] A. C. Seabaugh and Q. Zhang, "Low-voltage Tunnel transistors for beyond CMOS logic," Proc. IEEE, vol. 98, no. 12, pp. 2095–2110, Dec. 2010
- [2] A. M. Ionescu and H. Riel, "Tunnel field-effect transistors as energy efficient electronic switches," Nature, vol. 479, no. 7373, pp. 329–337, Nov. 2011.
- [3] Articles from General knowledge Today, "Tunnel-FET technology", 2012

- [4] Woo Young Choi, Byung-Gook park, Jong Duk Lee, &Tsu-Jae King Liu, "Tunneling field effect transistor(TFETs) with subthreshold swing (SS) less than 60mV/dec", IEEE Electron Device Letters, vol.28, no. 8, August 2007.
- [5] Ram Asra, MayankShrivastava, V.R.M.Murali, Rajan k. Pandey, HaraldGossner and V. RamgopalRao, "A Tunnel FET for Vdd scaling below 0.6V with a CMOS Comparable performance", IEEE Transaction on Electron Devices, vol. 58, no.7, July 2011.
- [6] P.-F. Wang, K. Hilsenbeck, T. Nirschl, M. Oswald, C. Stepper, M. Weiss,D. Schmitt-Landsiedel, and W. Hansch, "Complementary Tunneling transistor for low power applications," IEEE TransactionSolid State Electron., vol. 48, no. 12,pp. 2281–2286, May 2004.
- [7] RavindhiranMukundrajan, Matthew Cotter, VinaySaripalli, Marry Jane Irwin, SumanDatta&Vijaykrishnan Narayanan, "Ultra Low power circuit design using TunnelFETs",IEEE Transaction in computer society,978-0-7695-4767-1/12,2012.
- [8] L.Megala, B.Devanathan, R.Venkatraman, A.Vishnukumar,"Tunneling Field Effect Transistors for Low Power Digital Systems", International Journal of Innovative Technology and Exploring Engineering (IJITEE) ISSN: 2278-3075, Volume-2, Issue-5, April 2013.
- [9] J. Appenzeller, Y.-M. Lin, J. Knoch, and P. Avouris, "Band-to-band tunneling in carbon nanotube field-effect transistors", Phys. Rev. Lett., vol. 93, no. 19,pp. 196805-1–196805-4, Nov. 2004.
- [10] HAO LU & ALAN SEABAUGH, "Tunnel field effect transistor: state of the Art", Ieee Electron Devices Society, Vol-2, No-4, July 2014.
- [11] Akhila Kamal &B.Bindu, "Design of Tunnel FET based low power digital circuits", IEEE transaction on nano-electronics,978-1-4799-4006-6/14, 2014.
- [12] Woo Young Choi, "Comparative study of tunneling Field effect transistors and Metal Oxide Semiconductor Field Effect Transistors",JapaneseJournal of applied physics, Vol. 49, Issue 4, pp.04DJ12-04DJ12-3 , 2010.
- [13] Aswathy M, Nitha M Biju, Rama Komaragiri "Comparison of a 30nm Tunnel Field Effect Transistor and CMOS Inverter Characteristics", Department of ECE, Third International Conference on Advances in Computing and Communications, 2013.
- [14] David Esseni, Manuel Guglielmini, Bernard Kapidani, TommasoRollo,and Massimo Alioto "Tunnel FETs for Ultralow Voltage Digital VLSI Circuits: Part I—Device–Circuit Interactionand Evaluation at Device Level", IEEE transactions on very large scale integration (vlsi) systems, 2014.
- [15] Massimo Alioto and David Esseni "Tunnel FETs for Ultra-Low Voltage Digital VLSI Circuits: Part II–Evaluation at Circuit Level and Design Perspectives", IEEE transactions on very large scale integration (vlsi) systems, 2014.
- [16] MamidalaSaketh Ram And DawitBurusieAbdi "Single Grain Boundary Dopingless PNP Tunnel FET on Recrystallized Polysilicon: Proposal and Theoretical Analysis", Journal of the Electronic Devices Society, DOI 10.1109/JEDS.2015.2392618, VOLUME 3, NO. 3, MAY 2015.