

Design of an Efficient Viterbi Decoder using Xilinx

Nishat Khan

Student, Electronics & Communication Department
Anjuman College of Engineering & Technology
Nagpur, India
e-mail: knishat345@gmail.com

Dr. A.S Khan

Associate Professor, Electronics & Telecommunication
Anjuman College of Engineering & Technology
Nagpur, India
e-mail: acetsajjadsir@yahoo.co.in

Abstract—The vision of wireless communication is to provide high-speed and high-quality exchange of information between two portable devices located anywhere in the world. In this hectic and unsecure world you need to be sure your data is not only safe and secure but that you are working with it at the highest possible speed. Convolutional encoding is a forward error correction technique that is used for correction of errors at the receiver end. The two decoding algorithms used for decoding the convolutional codes are Viterbi algorithm and Sequential algorithm. Sequential decoding has advantage that it can perform very well with long constraint length convolutional codes, but it has a variable decoding time. Viterbi decoding technique is used for decoding the convolutional codes but with the limitation to constraint length. It requires smaller constraint length. The Viterbi algorithm is the most extensively employed decoding algorithm for convolution codes. In digital communication and signal processing the estimation and detection of problems is done by using viterbi algorithm. The Viterbi decoding algorithm is widely used in radio communication, radio relay and satellite communication. This thesis represents the implementation of hard decision Viterbi decoding with constraint length 7 and code rate $\frac{1}{2}$ and its algorithm. The decoder architecture is defined in VHDL and the circuit is simulated and synthesized on Xilinx 14.7.


Keywords-Convolution codes, Viterbi algorithm, Path memory, Xilinx 14.7.

I. INTRODUCTION

In the error correction field, there are various method proposed. The best known method is using Viterbi algorithm. Its entire error correction system consists of three important parts: the convolution encoding, the error disturbance and the Viterbi decoding. The actual data is convoluted using its convolution formula to develop codeword. Each codeword consist of twobits. Codeword is representation of original data and its redundant. If any error occurs in the transmitted data, we can recover the original data using Viterbi algorithm. The basic building blocks of Viterbi decoder are branch metric unit, add compare and select unit and survivor memory management unit. The two techniques for decoding the data are traceback (TB) method and Register Exchange (RE) method. TB method is used for longer constraint lengths and it has fixed decoding time. RE method is not appropriate for decoders with long constraint lengths.


II. CONVOLUTION ENCODER

A convolutional encoding is done by combining fixed number of input bits. The input bits are stored in the fixed length shift register and they are combined with the help of mod-2 adders. This operation is equivalent to binary convolution and hence it is called convolutional coding. The output from encoder is called code symbols.



III. VITERBI DECODER

Viterbi decoder uses the Viterbi algorithm for decoding the data stream that has been encoded using convolutional encoder. Viterbi algorithm is used in communication and data storage application. The block diagram of Viterbi algorithm is shown in fig(b).



Fig(b)
 It consists of the following modules:
 Branch Metrics, ACS, State Metric Storage, Survivor Path Storage.

1.Branch Metrics


The branch metric block compares the received code with the expected code by using XOR operation and count the no of 1's. Figure (c) shows the block diagram of branch metrics.

Branch Metric Calculation




2. Add-Compare-Select(ACS)

The two adders calculate the partial path metric of each branch, comparator compares the metrics, and the selector selects an appropriate branch.



FLOW DIAGRAM:



IV.RESULTS



Simulation results for convolution encoder and Viterbi decoder.

V. CONCLUSION

An efficient Viterbi decoder using Xilinx is presented in this paper. This design is capable of doing error correction process and produce the original data transmitted by the transmitter. This design gives good synthesis results in speed and requires less power and cost is also reduced.

REFERENCE

- [1] I. Habib, Ö. Paker, and S. Sawitzki, "Design space exploration of hard-decision viterbi decoding: algorithm and VLSI implementation," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 18 no. 5, pp. 794-807, May 2010.
- [2] J. He, H. Liu, Z. Wang, X. Huang, and K. Zhang, "High-speed low-power viterbi decoder design for TCM decoders," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 20 no. 4, pp. 755-759, April 2012.
- [3] J. Nargis, D. Vaithiyathan, and R. Seshasayanan, "Design of high speed low power viterbi decoder for TCM System," *Proc. Int. Conf. on Information Communication and Embedded Systems*, pp. 185-190, February 2013.
- [4] D. Chakraborty, P. Raha, A. Bhattacharya, and R. Dutta, "Speed optimization of a FPGA based modified viterbi decoder," *Proc. Int. Conf. on Computer Communication and Informatics*, pp. 1-6, January 2013.
- [5] M. W. Azhar, M. Sjalander, H. Ali, A. Vijayashekar, T. T. Hoang, K. K. Ansari, and P. Larsson-Edefors, "Viterbi accelerator for embedded processor datapaths," *Proc. IEEE 23rd Int. Conf. on Application-Specific Systems, Architectures, and Processors*, pp. 133-140, July 2012.
- [6] N. D. Bobby, S. K. Srivatsa, L. Kishore, A. Rajiv, and S. S. Suresh, "Comparison of fast radix 2 ACS with adaptive fast radix 2 ACS in viterbi decoder," *Proc. Int. Conf. on Emerging Trends in VLSI, Embedded System, Nano Electronics and Telecommunication System*, pp. 1-5, January 2013.
- [7] G.S. Suganya, G. Kavva, "RTL design and VLSI implementation of an efficient convolutional encoder and adaptive Viterbi decoder," *Proc. Int. Conf. on Communications and Signal Processing*, pp. 494-498, April 2013.
- [8] R.V.W. Putra, R. Mareta, N. Anbarsanti, T. Adiono, "The efficient mCBE algorithm and quantization numbers for multiplierless and low complexity DCT/IDCT image compression architecture," *Proc. Int. Conf. on Electrical Engineering and Informatics*, July 2011.