Jaspreet Kaur Lecturer, ECE Department, KCT College of Engineering, Sangrur jassiarora4663@gmail.com

Abstract— This paper proposes new current mirror layout strategies of the circuits which are designed by 45nm technology in Pspice using Tanner Eda tool. Layout strategies help to reduce the matching sensitivity to the linear parameter gradients. The performance of circuit is also analyzed with the help of waveforms generated in W-edit window by varying the input voltage and current values or by changing the arrangement of Mosfet. Simulation results show a significant improvement in matching characteristics of the proposed structures over what is achievable with existing layout techniques in demanding applications.[21]

Keywords— *Current mirror layout strategies, matching performance linear parameter gradients.* *****

I. Introduction

Current mirror circuits are widely used, especially within integrated circuit technology. The mirror circuit generally consists of two transistors, although other devices such as FETs can be used, and some configurations do use more than two devices in the overall circuit to obtain better performance. The current mirror circuit gains its name because it copies or mirrors the current flowing in one active device in another, keeping the output current constant regardless of loading. The current being mirrored can be a constant current, or it can be a varying signal dependent upon the requirement and hence the circuit. Conceptually, an ideal current mirror is simply an ideal inverting current amplifier that reverses the current direction as well or it is a current-controlled current source (CCCS). The current mirror is used to provide bias currents and active loads to circuits [22]

II. Different Current mirrors and Their Layouts

1. Simple current mirror: This invention relates to current mirrors and particularly to a low-voltage current mirror realized in bipolar technology. Simple current mirrors, for example the simple current mirror shown in Figure 1 shows is well known in the art. However, such arrangements are often insufficiently accurate, particularly when realized with low gain elements such as two lateral pnp or npn transistors M1(i.e. MNMOS_2) and M2(i.e. MNMOS_1). The ratio of output current I2 to input current I1 of the simple current mirror 2 is given by β , where β is the current gain of the transistors. Thus, for small values of β the accuracy of the simple current mirror is poor.





2. Conventional Regulated Cascode current mirror: Current mirrors are frequently used in analog and mixed signal circuit design and because they appear so simple, their importance is sometimes overlooked [1]. The design of an improved regulated cascode current mirror that offers very higher resolution and high speed. This can be accomplished by a feedback loop consisting of an amplifier and M2 (i.e. NMOS_1) as source follower, thereby increasing the output resistance (ideally infinite). The performance of the circuit was analyzed using simulations based on a 45nm technology. This circuit has a limitation that the minimum level of output swing is limited, because drain-source voltage of M1 never touches.



Fig 4: Conventional Regulated Cascode current mirror



Fig 5: Simulated result for Conventional Regulated Cascode current mirror circuit



Fig-6 Layout of Conventional Regulated Cascode current mirror circuit designed in L-edit using N-channel MOSFET

3. Cascode current mirror

A cascoded current mirror device is disclosed that is capable of producing an output current that is a direct function of an input current received by that device. The cascoded current mirror includes at least two portions connected together in a cascode manner. Provision is also made for feedback connection between those portions. This feedback connection can, for example, be a buffering connection. Voltage signals are generated by this device that can be used to drive and control additional output stages. Each such additional output stage is capable of producing an additional output current.[2]



Fig 7: Cascode current mirror circuit





Fig 8: Simulated result for Cascode current mirror

Fig- 9 Layout of Cascode current mirror designed in L-edit using N-channel MOSFET

4. Triple Cascode Current Mirror

A triple cascoded mirror active load includes three transistors M1, M3 and M5 in a first leg and three transistors M2, M4 and M5 in an output leg connected to an output node IOUT. The first leg receives a current on an input node Iref on the drain of transistor. Transistor M1 has the gate thereof connected to the drain of transistor M3 with the gates of transistors M6 and M4 connected together and to a bias voltage. Transistor M1 is mirrored to transistor M2 by connecting the gates thereof together. Similarly, the gates of transistors M5 and M6 are connected together and also to the node Iref. In this manner, the node Iref receives a low impedance on the input there to, whereas the gate of transistor M2 sees a high impedance thereto and with only two transistors, transistors M3 and M5, disposed in a loop as a rationed cascoded configuration.[3]



Fig 10: Triple Cascode current mirror circuit

(MNMO



Fig 11: Simulated result for Triple Cascode current mirror



Fig – 12 Layout for Triple Cascode current mirror designed in L-edit using N-channel MOSFET

5. Wilson current mirror: In this current mirror Shuntseries negative feedback technique is used to improve the output impedance and stabilize the output drain current [10]. In contrast to other existing implementations, it does not require a static current flow and can therefore offer considerable static power savings. [4]



Fig 13: Wilson current mirror circui



Fig 14: Simulation Results of Wilson Current Mirror



Fig-15 Layout of Wilson Current Mirror designed in L-edit using N-channel MOSFET

6. Low Voltage current mirror: A highly accurate current mirror for IC implementation is comprised of low beta transistors and operates on a low supply voltage by utilizing a bias network with a balance sensing feedback network to control the bias voltage. The output current of one of the mirror transistors is compared with the reference current and the level of the current is then forced to equal the reference by means of the bias voltage adjustment .[23]



Fig 16: low voltage current mirror circuit



Fig 17: Simulation Results of low voltage Current Mirror



Fig-18 Layout of low voltage Current Mirror designed in Ledit using N-channel MOSFET

III. Conclusion

Simulation of various adder structures have been done using TANNER EDA v14 tool using CMOS 45 nm technology. Here we are using NMOS transistors because PMOS transistors are slower in comparison to NMOS transistors. The W/L ratio of NMOS is 90/45nm is taken. And the average power dissipation, slew rate and transconducatnce of the carry signal have been measured with variation of the supply voltage and current.

REFERENCE

- Solid-State Electronics Volume 46, Issue 2, February 2002, Pages 307–312
- [2] www.google.com/search?tbm=pts&hl=en&q=Cascode+c urrent+mirror++US+4983929+A
- [3]]www.google.com/search?tbm=pts&hl=en&q=Compoun d+triple+cascoded+mirror++US+5412348+A
- [4] IEEE Transactions on Circuits and Systems II: Express Briefs (Volume: 57, Issue: 9, Sept. 2010)
- International Journal on Recent and Innovation Trends in Computing and Communication ISSN: 2321-8169 Volume: 3 Issue: 6
- [6] Paul.R.Gray, Paul.J.Hurst, Stephen.H.Lewis and Robert.G.Meyer, "Analysis and Design of Analog Integrated Circuits", by John Wiley & sons, Inc 1984.
- [7] E. SACKINGER and W. GUGGENBUHL, "A versatile building block: the CMOS differential difference amplifier," IEEE J., 1987, SC-22, (2), pp. 287-294.
- [8] Hassan Faraji Baghtash, Khalil Monfaredi, and Ahmad Ayatollahi, "Very Low Power, Low Voltage, High Accuracy, and High Performance Current Mirror", JOURNAL OF ELECTRONIC SCIENCE AND TECHNOLOGY, VOL. 9, NO. 3, SEPTEMBER 2011
- [9] B. Razavi, "Design of Analog CMOS Integrated Circuits," New York: Tata McGraw-Hill 2002.
- [10] P. E. Allen and D. R. Holberg, "CMOS analog circuit design," New York: Oxford University Press, 2002.

- [11] Bajrang Bansal, "Current Mirror Circuits with Improved Performance", International Journal of Electrical & Electronics Engineering, Vol-I, Issue –II, 2011.
- [12] S.S. Rajput and S.S. Jamuar, "A current mirror for low voltage, high performance Analog Circuits." In Proc.Analog integrated Circuits & Signal, Kluwer Academic Publications, 36, pp. 221-233, 2003.
- [13] Cyril Mechkov, "Equalizing the Currents in Wilson Current Mirror", International Scientific Conference *Computer Science*,2008
- [14] Mei-Ping Pua, "The Design of A Precision Current Mirror Using A High-Gain Current Amplifier, Published M S Thesis ,The University of Texas at Arington, ,December 2008.
- [15] Hitesh, anuj goyal, "Advancement in Current Mirror Techniques", International Journal of Advanced Research in Computer Science and Software Engineering, volume 2, issue 1, January 2012
- [16] S.S. Rajput and S.S. Jamuar, "Low voltage analog circuit design techniques", IEEE circuits systems Magazine 2, pp-24-42, 2002.
- [17] Radwene Laajimi, Mohamed Masmoudi, "High-Performance CMOS Current Mirrors: Application to

Linear Voltage-to-Current Converter Used for Two-Stage Operational Amplifier", scientific research, vol-3, page:311-316, year 2012

- [18] B. Minch, "Low-Voltage Wilson Current Mirrors in CMOS," in IEEE ISCAS, New Orleans, LA, USA, 2007, pp. 2220–2223.
- [19] Ajay kumar, arjun singh yadav, C. M roy, "A New CMOS Voltage Divider Based Current Mirror, Compared with the Basic and Cascode Current Mirrors", International Journal of Advanced Research in Computer Science and Software Engineering, Volume 3, Issue 4, April 2013
- [20] Neeraj gupta, nutan, taru tewatia "Characterization & Analysis of Various Current Mirrors using 180Nano Technology", 2009
- [21] http://class.ece.iastate.edu/vlsi2/docs/papers%20done/20 01-07-aicsp-ml.pdf"
- [22] "http://www.radioelectronics.com/info/circuits/transistor/ current-mirror.php
- [23] https://www.google.com/patents/US4329639