## University of Tennessee, Knoxville <br> TRACE: Tennessee Research and Creative

# Analysis and Development of Multiple Phase Shift Modulation in A SiC-Based Dual Active Bridge Converter 

Yu Yan

yyan15@vols.utk.edu

Follow this and additional works at: https://trace.tennessee.edu/utk_graddiss
Part of the Electrical and Electronics Commons, and the Power and Energy Commons

## Recommended Citation

Yan, Yu, "Analysis and Development of Multiple Phase Shift Modulation in A SiC-Based Dual Active Bridge Converter. " PhD diss., University of Tennessee, 2022.
https://trace.tennessee.edu/utk_graddiss/7295

This Dissertation is brought to you for free and open access by the Graduate School at TRACE: Tennessee Research and Creative Exchange. It has been accepted for inclusion in Doctoral Dissertations by an authorized administrator of TRACE: Tennessee Research and Creative Exchange. For more information, please contact trace@utk.edu.

To the Graduate Council:
I am submitting herewith a dissertation written by Yu Yan entitled "Analysis and Development of Multiple Phase Shift Modulation in A SiC-Based Dual Active Bridge Converter." I have examined the final electronic copy of this dissertation for form and content and recommend that it be accepted in partial fulfillment of the requirements for the degree of Doctor of Philosophy, with a major in Electrical Engineering.

Hua Bai, Major Professor
We have read this dissertation and recommend its acceptance:
Daniel Costinett, Fei Wang, Yunting Liu
Accepted for the Council:
Dixie L. Thompson
Vice Provost and Dean of the Graduate School
(Original signatures are on file with official student records.)

# Analysis and Development of Multiple Phase 

## Shift Modulation in A SiC-Based Dual

Active Bridge Converter

A Dissertation Presented for the
Doctor of Philosophy
Degree
The University of Tennessee, Knoxville

> Yu Yan

August 2022

## ACKNOWLEDGEMENTS

First of all, I want to show my grateful appreciation and respect to my Ph.D. adviser Dr. Kevin Bai. Thanks for his guidance and support during my study as a Ph.D. student at the University of Tennessee. He not only shares the knowledge and the way how to do the research but also lets me learn how to get along with others and work in a team. I believe all these great experiences can benefit my future life.

I would like to thank Dr. Fred Wang, who provided me the opportunity to work and study on the project. It is a great experience to work in a team, where I can learn more professional knowledge. Thanks for the shared thoughts about how to treat the research and his patience as my Ph.D. committee member.

I would like to thank Dr. Daniel Costinett and Dr. Yunting Liu. Thanks for your generous suggestions for my dissertation and your time as my committee member. Also, I would like to thank Dr. Leon Tolbert for his concern for my life.

I would like to especially thank Dr. Handong Gui who is one of my best friends, who not only share his experience for the research but also provide help to my life in Tennessee. I would like to show my great appreciation and missing for my friend.

Special thanks to Dr. Ruirui Chen, Dr. Ruiyang Qin, and Mr. Andrew Foote for the help of the research and the life. Thanks to my team members including Mr. Yang Huang, Mr. Liyan Zhu, Mr. Ziwei Laing, and Mr. Ximu Zhang.

I also want to thank my friends and staff in CURENT for their help including but not limited to Dr. Xingxuan Huang, Dr. Zheyang, Dr. Haiguo Li, Dr. Jingjing Sun, Dr. Renren,

Mr. Dingrui Li, Mr. Zhou Dong, Mr. Liang Qiao, Ms. Le Kong, Dr. Shuoyao Wang, Mr. Kamal Sabi, Mr. Peter Pham, Mr. Zihan Gao, Dr. Chien-Fei Chen, Mr. Yue Sun, Mr. Xingyue Tian, Ms. Niu Jia, Mr. Jared Baxter, Dr. Jie Li, Ms. Wendy Smith, Mr. Ryan Smiley, and Mr. Bod Martin.

Last but not least, I would like to give the greatest thanks to my parents for their love and encouragement. No matter what I have ever achieved cannot leave your support.

This research made use of shared facilities sponsored by ERC Program of the National Science Foundation and DOE under NSF Award Number EEC-1041877 and the CURENT Industry Partnership Program.


#### Abstract

Renewable energy adoption is a popular topic to release the stress of climate change caused by greenhouse gas. Electricity is ideal secondary energy for clean primary energy such as nuclear, wind, photovoltaic, and so on. To extend the application of electricity and reduce fossil energy consumption by transportation sectors, electric vehicles (EVs) become promising technology that can further inspire the development of renewable energy.

Battery as the core in an EV provides the energy to the motor and all onboard electric equipment. The battery charger is mainly composed of a power factor correction (PFC) and isolated DC-DC converter. Therefore, power electronics equipment plays an important role in automotive products. Meanwhile, in recent years, the market capacity for wide band-gap devices, SiC MOSFET, continues to increase in EV applications.

Dual active bridge (DAB) is an excellent candidate for isolated DC-DC converter in EV battery chargers. The characteristics include an easy control algorithm, galvanic isolation, and adjustable voltage gain. Different modulation strategies are developed to improve the performance and stability by using multiple phase shift (MPS) control. This thesis focuses on the utilization of different modulation strategies to realize smooth transition among MPS control in full operational range with securing zero-voltageswitching (ZVS) to eliminate the crosstalk in the hard-switching process. The influence of MPS control on ZVS resonance transient is also addressed to find out the accurate minimum required energy of the inductor to finish the ZVS transition. Furthermore, a


general common-mode voltage model for DAB is proposed to analyze the impact of MPS control on the common-mode performance.

## TABLE OF CONTENTS

Chapter 1 INTRODUCTION ..... 1
1.1 DC-DC Converter Applications in EV Charger ..... 1
1.1.1 Battery Chargers of EVs ..... 2
1.1.2 The Dual Active Bridge in EV Battery Charger. ..... 4
1.2 SiC MOSFET Implementations in Renewable Energy Applications ..... 8
1.2.1 Benefits of SiC MOSFET Implementations ..... 8
1.2.2 Challenges of SiC MOSFET Implementations ..... 13
1.3 Research Objectives and Thesis Layout ..... 20
Chapter 2 LITERATURE REVIEW ..... 23
2.1 Zero-Voltage-Switching Realization ..... 23
2.2 Definition of Modulation Strategies in DAB Converter ..... 29
2.3 Modulation Strategies in Dual Active Bridge ..... 31
2.3.1 Single Phase Shift (SPS) Modulation ..... 31
2.3.2 Dual-Phase Shift (DPS) Modulation ..... 36
2.3.3 Triple Phase Shift (TPS) Modulation ..... 41
2.3.4 Multiple Phase Shift (MPS) Modulation ..... 43
2.3.5 Hybrid Modulation ..... 45
2.4 Common-mode (CM) Analysis in Dual Active Bridge. ..... 47
2.5 Current Spike Elimination Method in Dual Active Bridge ..... 53
2.6 Summary ..... 62
Chapter 3 SMOOTH TRANSITION PROCESS IN MULTIPLE PHASE SHIFT
MODULATION ..... 66
3.1 Zero-voltage-switching (ZVS) in DAB-Based Battery Charger ..... 66
3.2 Modulation Strategy within the Whole Operational Range ..... 71
3.3 Switching Waveform of Multiple-Phase-Shift Modulation ..... 76
3.3.1 Switching modes when $\mathrm{V}_{\text {in }}>\mathrm{nV}_{\mathrm{o}}$ ..... 76
3.3.2 Switching modes when $\mathrm{V}_{\text {in }}<\mathrm{nV}_{\mathrm{o}}$ ..... 82
3.4 Boundary Conditions and State Machine ..... 88
3.5 Charger Utility Control ..... 95
3.5.1 Pre-charge Mode. ..... 95
3.5.2 Grid to Vehicle (G2V) and Vehicle to Grid (V2G) Modes ..... 95
3.6 Experimental Verification ..... 102
3.7 Conclusion ..... 105
Chapter 4 COMPLETE ZERO-VOLTAGE-SWITCHING ANALYSIS IN DUAL
ACTIVE BRIDGE ..... 109
4.1 Non-linear Capacitance of Switches ..... 109
4.2 Circuit Patterns ..... 113
4.2.1 Modulation without Inner Phase Shift ..... 113
4.2.2 Modulation with Inner Phase Shift ..... 117
4.3 Simulation in MATLAB ..... 120
4.4 Experiment Verification ..... 122
4.5 Comparison between Existing ZVS Current Requirement ..... 127
4.6 Conclusion ..... 127
Chapter 5 ANALYTICAL COMMON-MODE VOLTAGE MODEL IN DUAL
ACTIVE BRIDGE ..... 132
5.1 Consideration of Parasitic Capacitance in DAB Common-mode Analysis ..... 132
5.1.1 Parasitic Capacitor in Grounded Heatsink ..... 132
5.1.2 Common-mode Capacitance in Transformer ..... 133
5.2 General Common-mode Parasitic Capacitance in DAB ..... 136
5.3 Generalized Common-mode Voltage Model ..... 138
5.4 Consideration of Common-mode Voltage Based on Multiple Phase Shift
Modulation ..... 147
5.5 Experimental Verification ..... 151
5.5.1 Testing the CMV ..... 153
5.5.2 Testing the CM Current ..... 160
5.6 The Influence of Modulation on the Common-mode Chock Design ..... 160
5.7 Conclusion ..... 169
Chapter 6 TRANSFORMER CURRENT SPIKE ELIMINATION DURING THE
LOAD TRANSIENT ..... 171
6.1 Root Cause of the Current Spike in Transformer ..... 171
6.2 Unified Transformer Current in Multiple Phase Modulation ..... 176
6.3 Active Compensation Between Different Patterns ..... 179
6.4 Duty Cycle Compensation to Eliminate Current Spike. ..... 182
6.4.1 Load Current Increasing ..... 182
6.4.2 Load Current Decreasing ..... 184
6.5 Control Algorithm Implementation ..... 186
6.6 Experimental Verification ..... 186
6.7 Conclusion ..... 190
Chapter 7 CONCLUSION AND FUTURE WORK ..... 194
7.1 Conclusions ..... 194
7.2 Future Work ..... 195
7.2.1 Small-signal Model for MPS Modulation ..... 195
7.2.2 Voltage Balancing Control for DAB Converter with Input-Series-Output-
Parallel ..... 196
LIST OF REFERENCES ..... 201
VITA ..... 227

## LIST OF TABLES

Table 1.1. Comparison of power losses and heatsink size between Si -IGBT and SiC MOSFET in 22kW EV Charger [30]. ....................................................................... 11
Table 2.1. Summary of different modulation strategies. ..... 48
Table 3.1. Definition and Values of Symbols ..... 73
Table 3.2. Boundary Conditions. ..... 94
Table 4.1. ZVS Transition time in Figure 4.6 (a). ..... 123
Table 4.2. ZVS Transition time in Figure 4.6 (b). ..... 123
Table 4.3. Prototype Setup ..... 124
Table 4.4. Transition time comparison ..... 124
Table 4.5. Comparison of minimum initial inductor energy ..... 130
Table 5.1. General CM Parasitic Capacitance in DAB ..... 140
Table 5.2. Summary of Parasitic Capacitance. ..... 145
Table 5.3. Secondary-side CMV Comparison between Analytical Model and Experiment
................................................................................................................................. ..... 157
Table 5.4. Dimension of the CM Filter and Charger Prototype. ..... 168
Table 6.1. Prototype Setup ..... 173

## LIST OF FIGURES

Figure 1.1. Global electric passenger car stock, 2010-2020 [7]. ..... 3
Figure 1.2. EV battery charger: (a) off-board charger; (b) on-board charger [8] ..... 3
Figure 1.3. The differences between AC/DC charging stations and onboard chargers [14].5
Figure 1.4. Comprehensive functions of EV battery chargers [15]. ..... 5
Figure 1.5. Topology of the DAB converter ..... 5
Figure 1.6. EV on-board battery charger: (a) 2 kW automotive DAB converter [11]; (b) 3.7kW , single-phase, single-stage, bidirectional and isolated DAB ac-dc converterprototype [20]: (c) 20 kW DAB converter [21].......................................................... 7
Figure 1.7. An SST-enabled hybrid dc/ac microgrid system [26]. ..... 9
Figure 1.8. Rated voltage range for Si and SiC (MOSFET and IGBT) [29]. ..... 11
Figure 1.9. Breakdown of SiC-based on-board vehicle battery charger for: (a) massconsiderations and12
Figure 1.10. Main application areas of SiC and GaN power devices [35]. ..... 14
Figure 1.11. 2019-2025 Power SiC device market forecast [36]. ..... 14
Figure 1.12. Switching waveforms of CMF20120D (SiC-MOSFET), IPW65R065C7 (Si-MOSFET) and IKW25N120T2 (Si-IGBT) [37]....................................................... 15
Figure 1.13. Mechanism of bridge-leg crosstalk during switching transients of QH : (a)
Turn-on transient; (b) Turn-off transient; (c) switching waveforms [42]. ..... 17

Figure 1.14. Illustration of the impact of high-signal edge rates on WBG converter spectral
$\qquad$
Figure 1.15. Sources of EMI in EVs [44]. ........................................................................ 19
Figure 2.1. Energy-based ZVS realization in a half bridge: (a) half bridge circuit; (b) voltage across the switches and the inductor current during ZVS transient [56]. .... 25

Figure 2.2. DAB converter with the output bridge replaced by an equivalent voltage source during turnoff of devices T 1 , T 4 of input bridge; (b) minimum inductor current required at the instant of turnoff of $\mathrm{T} 1, \mathrm{~T} 4$ to resonate the pole voltage from $+\mathrm{V}_{\mathrm{i}}$ to -
$\qquad$
Figure 2.3. Soft-switching transition of a MOSFET bridge leg and an inductor L: (a) freewheeling interval with inductor current $\mathrm{i}_{\mathrm{L}}=\mathrm{I}_{1}$; (b) switch $\mathrm{S}_{2}$ turns off and resonant transition starts with an additional current path through the dc source (For simplicity reasons, the parasitic output capacitances are assumed to be linear.); (c) end of transition when the drain-source voltage of $S_{2}$ has reached the source voltage [63].27

Figure 2.4. Simulation results in (a) Ltspice and (b) Simulink showing the .................... 28
Figure 2.5. Main operation waveforms of the phase-shift control method [69]............... 30
Figure 2.6. Transformer Voltage: (1) SPS [69]; (2) DPS [70]; (3) TPS [71]. .................. 30
Figure 2.7. Power vs phase shift in DAB SPS [87]. ......................................................... 33
Figure 2.8. Typical voltage and current waveforms for Vin>nVo and Vin=nVo: (a) Common mode; (b) Boundary mode; (c) Extreme mode, Vin=nVo [19]................. 33

Figure 2.9. Datasheet of CREE's SiC MOSFET - C2M0025120D [95].......................... 35

Figure 2.10. ZVS operation range [69]............................................................................. 35
Figure 2.11. EPS control switching waveform [67].
Figure 2.12. Characteristics of EPS modulation: (a)3-D curves of the unified backflow


Figure 2.13. Typical waveforms for EPS: (a) Buck mode (V1.nV2) for S1 leading Q1, (b) Buck mode (V1>nV2) for S1 lagging Q1 [98]......................................................... 38

Figure 2.14. Switching waveform: (a) SDPS modulation; (b) PDPS modulation [13].... 40
Figure 2.15. Single-phase charging module [13].............................................................. 40
Figure 2.16. Switching waveform: (a) overlap TPS modulation; (b) non-overlap TPS [99].
$\qquad$
Figure 2.17. Output power versus primary active-phase-shift when $\mathrm{V}_{\mathrm{in}}<\mathrm{nV}_{\mathrm{o}}$ [99]........ 42
Figure 2.18. Switching waveform of in-phase TPS [106]. ............................................... 44
Figure 2.19. DAB operating modes at different voltages and loads [88]......................... 44
Figure 2.20. (a) Experimental DAB waveforms at 5.1 kW . (b) Phase-shift jumping region
$\qquad$
Figure 2.21. The work mode transition of HPPS control with different loads [108]. ...... 46
Figure 2.22. Six lumped capacitances model [115].......................................................... 50
Figure 2.23. Single-phase full-bridge with parasitic capacitances and switching nodes [118].
$\qquad$
Figure 2.24. Six possible two-capacitor CM winding capacitance models for a two-winding transformer [116]. 51

Figure 2.25. Equivalent circuit of the H-bridge in CM [117]........................................... 51
Figure 2.26. Measured EMI spectrum and the predicted EMI spectrum envelope of the LLC
prototype with the proposed CM choke [114]. ......................................................... 52
Figure 2.27. Conventional single-phase DAB system with half-bridge on MVDC side [118]......................................................................................................................... 54

Figure 2.28. Application of the grid-connection DAB converter. .................................... 56
Figure 2.29. Block diagram of the MPS control scheme with the output current and input voltage feedforward for DAB DC-DC converters [76]. ........................................... 58

Figure 2.30. Topology of DAB converter with digital control [124]. .............................. 58
Figure 2.31. Transient waveforms under the SPS updating strategy with a constant power flow: (a) Increase in power; (b) Decrease in power [128]........................................ 60

Figure 2.32. Waveforms of the working mode transition without dc bias current [130]. 61
Figure 2.33. Gate signal generation: (a) for the primary-side switches;(b) for the secondaryside switches [130]

Figure 2.34 Generalized closed-loop control block diagram for the DAB converter [127].

Figure 3.1. Three-phase PFC + DAB for a two-stage battery charger. ............................ 67
Figure 3.2. Prototype of the battery charger. .................................................................... 69
Figure 3.3. Influences of switching action on the gate signal in a bridge leg (experimental results): (a) hard-switching-on; (b) soft-switching-on.............................................. 69

Figure 3.4. Charging profile of an EV battery charger.................................................... 72

Figure 3.5. Drain-source current for each switch when turning on: (a) primary side P1; (b) secondary side S1 75

Figure 3.6. Definition of different phase shifts................................................................. 75
Figure 3.7. Switching waveform of state4 (SPS): (a) design waveform; (b) experiment waveform @ input voltage 700 V , output voltage 200 and 11 kW . 77

Figure 3.8. Switching waveform of state3 (DPS): (a) simulation waveform; (b) experiment waveform @ input voltage 700 V , output voltage 200 and 10 kW . 77

Figure 3.9. Switching waveform of state2 (DPS): (a) design waveform; (b) experiment waveform @ input voltage 700V, output voltage 200 and 8 kW . 79

Figure 3.10. Switching waveform of state1(DPS): (a) simulation waveform; (b) experiment waveform @ input voltage 700 V , output voltage 200 and 4 kW . 79

Figure 3.11. Switching waveform of state0 (TPS): (a) simulation waveform; (b) experimental waveform @ input voltage 700V, output voltage 200 and 1 kW . ....... 81

Figure 3.12. Switching waveform of state4, SPS: (a) simulation waveform; (b) experimental waveform @ input voltage 700 V , output voltage 450 V , and $20 \mathrm{~kW} . .83$

Figure 3.13. Switching waveform of state5, DPS: (a) simulation waveform; (b) experimental waveform @ input voltage 700 V , output voltage 450 V and $17 \mathrm{~kW} . . .83$

Figure 3.14. Switching waveform of state6, DPS: (a) simulation waveform; (b) experimental waveform @ input voltage 700 V , output voltage 450 V , and 12.6 kW .

Figure 3.15. Switching waveform of state7, DPS: (a) simulation waveform; (b) experimental waveform @ input voltage 700 V , output voltage 450 V , and 4 kW ... 86 Figure 3.16. Switching waveform of state8, TPS: (a) simulation waveform; (b) experimental waveform @ input voltage 700 V , output voltage 450 V and 1.8 kW . . 86 Figure 3.17. Long-dead-time effect: (a) with dead-time effect; (b) without dead-time effect.
Figure 3.18. Dead-time effect (experiment). ..... 89
Figure 3.19. Setting the boundary current based on dead time. ..... 91
Figure 3.20. Battery charging curve and related operational states ..... 93
Figure 3.21. Connections among different states. ..... 93
Figure 3.22. Different phase shifts vs Power: (a) $V_{o} 200 \mathrm{~V}$; (b) $V_{o} 450 \mathrm{~V}$. ..... 96
Figure 3.23. Pre-charge process. ..... 96
Figure 3.24. Switching performance at the beginning of the pre-charge mode. ..... 97
Figure 3.25. Control algorithm of G2V mode. ..... 99
Figure 3.26. G2V and V2G modes. ..... 101
Figure 3.27. Switching modes boundary between G2V and V2G. ..... 101
Figure 3.28. 200V constant voltage source load to validate the smooth transitions between different modulation strategies. ..... 103
Figure $3.2910 \Omega$ resistive load to validate the smooth transition between different modulation strategies ..... 103
Figure 3.30. Pre-charge mode with zoom-in waveforms ..... 104

Figure 3.31. Transition test between V2G and G2V from -10 A to +10 A with zoom-in waveforms 106

Figure 3.32. Transition between current control mode and voltage control mode: (a) overall waveform; (b) transition from current control mode to voltage control mode; (c) transition from voltage control mode to current control mode. 107

Figure 4.1. Simplified circuit for ZVS analysis based on H-bridge. .............................. 110
Figure 4.2. Characteristics of nonlinear output capacitance in one bridge leg: (a) ZVS


Figure 4.3. H-bridge ZVS transient process without the inner phase shift: (a) transient process; (b) transient process waveforms; (c) for SPS; (d) for DPS....................... 114

Figure 4.4. H-bridge ZVS transient process with inner phase shift: (a) transient process; (b) transient process waveform; (c) implementation in SPS; (d) implementation in DPS; (e) and (f) examples for DPS. 118
Figure 4.5. Simulink model of primary-side H-bridge in DAB ..... 121

Figure 4.6. Simulation and estimation result of ZVS transition without inner phase shift:
(a) $\pm 400 \mathrm{~V}$ reflected output voltage; (b) $\pm 500 \mathrm{~V}$ reflected output voltage. .............. 121

Figure 4.7. H-bridge prototype. ...................................................................................... 125
Figure 4.8. Example of the switching waveform............................................................ 125
Figure 4.9. I-V curve comparison based on the modulation without inner phase shift @
$\qquad$

$$
\begin{equation*}
\left[\mathrm{V}_{\mathrm{in}}, \mathrm{~V}_{\mathrm{s}}, \mathrm{i}_{\mathrm{L}}(0)\right] \tag{126}
\end{equation*}
$$

Figure 4.10. I-V curve comparison based on the modulation with inner phase shift-lower


Figure 4.11. I-V curve comparison based on the modulation without inner phase shift-upper


Figure 4.12. Comparison of minimal initial inductor current: (a) Without inner phase shift; (b) With inner phase shift 1; (c) With inner phase shift 2. 129

Figure 5.1. Equivalent parasitic capacitance of different switches to heatsink: (a) TO-247 package switch; (b) the equivalent capacitor to ground in TO-247 package [149]; (c) GS66508T [150]; (d) the equivalent capacitor to ground of GS66508T.134

Figure 5.2. Transformer considering parasites in the CM analysis: (a) the distribution of the parasitic capacitance between the primary side and secondary side of the transformer: (b) the transformer model with parasitic capacitances 135

Figure 5.3. General parasitic capacitance from topology to ground in DAB converter. 137
Figure 5.4. General common-mode topology of the DAB converter. 137

Figure 5.5. Decomposed circuit with Superposition theorem: (a) CM loop with first phase leg at the primary side; (b) CM loop with second phase leg at the primary side; (c) CM loop with first phase leg at the secondary side; (d) CM loop with second phase leg at the secondary side. 139

Figure 5.6. Thevenin's theorem application: (a) Two-port network; (b) equivalent voltage source; (c) equivalent impedance. 142

Figure 5.7. Common-mode loops in the DAB converter 145

Figure 5.8. Switching waveforms of different modulations: (a) SPS; (b) PDPS; (c) SDPS;
(d) TPS. 148

Figure 5.9. Ltspice simulation result of input and output CMV in TPS modulation @ input voltage 400V, output 150V, and 500W. ................................................................. 150

Figure 5.10. Experimental set-up.................................................................................... 152
Figure 5.11. CMV in different modulation strategies: (a) TPS @ 150V output voltage: (b) PDPS @ 150V output voltage; (c) TPS @ 250V output voltage; (d) SDPS @ 250V output voltage; (e) SPS (continued)........................................................................ 155

Figure 5.12. CMV spectrums of different modulation strategies: (a) TPS, PDPS, and SPS when $\mathrm{M}<1$; (b) all discussed modulation strategies................................................ 158

Figure 5.13. The comparison of the CMV distribution between experiments and simulation model 159
Figure 5.14. Prototype structure with LISNs. ..... 161
Figure 5.15. CMI spectrums of different modulation strategies tested with LISNs: (a) TPS,
PDPS, and SPS when $\mathrm{M}<1$; (b) all modulation strategies. ..... 162
Figure 5.16. EV high-voltage pack [151]. ..... 164
Figure 5.17. CM current flows between the high-voltage battery and vehicle chassis. ..... 164
Figure 5.18. Model-based predicted CM envelop and the measured CM spectrum ..... 165
Figure 5.19. Component at 300 kHz in CM spectrum with SDPS modulation. ..... 165
Figure 5.20. Component at 300 kHz in CM spectrum with MPS modulation ..... 167
Figure 5.21 . CM chock design with the analytical CM model. ..... 167

Figure 5.22. Two-stage CM filter. .................................................................................. 168
Figure 5.23. A typical block diagram of a DC charging station [14]. 168

Figure 6.1. The structure of the closed-loop control in the DAB converter. .................. 173
Figure 6.2. Simulation waveform during load transient with the transformer current spike: (a) load current increasing with the current spike in the transformer; (b) zoomed-in waveforms............................................................................................................... 174

Figure 6.3. The switching waveform of the proposed modulation strategies: (a) the modulations without the unified switching current; (b) PDPS and TPS when $\mathrm{V}_{\mathrm{in}}>\mathrm{nV}_{\mathrm{o}}$; (c) SDPS and TPS when $\mathrm{V}_{\mathrm{in}}<\mathrm{nV}_{\mathrm{o}}$; (d) SDPS when $\mathrm{V}_{\mathrm{in}}=\mathrm{n} V_{\mathrm{o}}$. 175

Figure 6.4. Example of phase shift vs output.................................................................. 180
Figure 6.5. Transformer current spike elimination strategy: (a) Operational area for different modulations; (b) example of the active compensation between SPS and other modulations 181

Figure 6.6. Current Spike elimination: (a) modulation switching from TPS to SPS (light load to heavy load); (b) modulation switching from TPS to PDPS (light load to medium load); (c) modulation switching from PDPS to SPS (medium load to heavy load); (d) modulation switching from SPS to TPS (heavy load to light load) ); (e) modulation switching from PDPS to TPS (medium load to light load) ); (f) modulation switching from SPS to PDPS (heavy load to medium load)................................... 183

Figure 6.7. Structure of the control loop in DAB. .......................................................... 187

Figure 6.8. Duty-cycle compensation method: (a) calculation of duty cycle; (b) implementation of compensation duty cycle. ......................................................... 188

Figure 6.9. Transformer current spike when step change of phase shift happens, without the duty cycle compensation: (a) from TPS to SPS; (b) from SPS to TPS............. 189

Figure 6.10. Experimental waveforms during load transient: (a) TPS0 to PDPS1 without active compensation; (b) PDPS1 to PDPS2 without active compensation; (c) TPS0 to SPS with active compensation; (d) TPS7 to SDPS5 without active compensation; (e) TPS7 to SDPS6 without active compensation; (f) TPS7 to SPS with active compensation 191

Figure 6.11. Experimental waveforms during load transient: (a) SDPS6 to SDPS5 without active compensation; (b) SDPS6 to SPS with active compensation. 192

Figure 7.1. Magnitude of the averaged small-signal model at 100Hz: (a) SPS; (b) MPS
$\qquad$
Figure 7.2. Topology of the DAB ISOP DC-DC converter [161]. 199

Figure 7.3. Example of the central controller method. ................................................... 199
Figure 7.4. Control-loop for ISOP DAB converters. ...................................................... 200

## Chapter 1 INTRODUCTION

This chapter starts with an introduction to the background of renewable energy. The necessity of developing renewable energy is discussed. As an important part of renewable energy, the development of the electric vehicle (EV) is also demonstrated. A dual active bridge (DAB) converter with characteristics of galvanic isolation and adjustable voltage plays an essential role in EV battery chargers. Then SiC devices as an excellent alternative to the traditional Si devices are introduced in power electronic equipment, which comes with both benefits and challenges. Finally, the layout of the thesis is provided.

### 1.1 DC-DC Converter Applications in EV Charger

In 2020, according to the data released by U.S. Energy Information Administration (EIA), U.S. primary energy consumption is 92.94 quadrillion British thermal units (Btu), which mainly includes fossil fuels, nuclear energy, and renewable energy [1]. From the source point of view, around $79 \%$ of the total energy consumption comes from fossil fuels, and only $12 \%$ is renewable energy. From the user end, most energy is dissipated in the industrial, transportation, and residential sectors. The heavy usage of fossil fuels brings a burden on the environment. So how to develop renewable energy becomes an important topic worldwide. Despite the pandemic in 2020, the annual growth rate of renewable energy capacity in the world increased by $45 \%$ [2]. As the secondary energy, total U.S. electricity consumption in 2020 was about 3.8 trillion kWh and 13 times greater than electricity use in 1950 [3], which is mainly composed of residential, commercial, and
industrial parts. Such tremendous demand needs to consume enormous primary energy.To keep the sustainable development, the U.S. EIA projects that the share of renewables in the U.S. electricity generation mix will increase from $21 \%$ in 2020 to $42 \%$ in 2050 [4].

### 1.1.1 Battery Chargers of EVs

As a main end-use sector of energy consumption, transportation represents nearly $35 \%$ of U.S. total energy consumption. And $90 \%$ of the energy source to support transportation is petroleum [1]. As a replacement for the transitional vehicles driven by petroleum, the global market for electric vehicles shows fast growth. In 2020, the global electric passenger car stock is more than 10 million in Figure 1.1. Based on the current trends and policies, it projects the number of electric cars, vans, heavy trucks, and buses on the road worldwide to reach 145 million by 2030 [5].

With the increasing demand for EVs, the battery charger becomes a new rising technique. On the market, there are two types of battery chargers in Figure 1.2. One is off-board chargers, as shown in Figure 1.2 (a). Without adding cost and weight directly to EVs, the power rating of the $\mathrm{AC} / \mathrm{DC}$ converter and $\mathrm{DC} / \mathrm{DC}$ could be enlarged, e.g., 22 kW to 50 kW .

Another one is the onboard charger, which is installed inside the vehicles. The structure of the onboard charger is shown in Figure 1.2 (b), comprising of AC/DC and DC/DC converter. Hence the volume and the power density of onboard chargers have strict requirements. The power rating of the onboard charger is usually from 3.7 kW to 22 kW [6]. On-board chargers are widely used in plug-in hybrid electric vehicles (PHEV) or as the alternative to the off-board charger in EVs. The difference between on-board chargers and


Figure 1.1. Global electric passenger car stock, 2010-2020 [7].


Figure 1.2. EV battery charger: (a) off-board charger; (b) on-board charger [8]
an off-board type is shown in Figure 1.3. More detailed SAE charging configurations and the rating terminology can be found in [9].

### 1.1.2 The Dual Active Bridge in EV Battery Charger

A DC-DC converter is an essential part of the EV battery charger. At first, for safety concerns, DC-DC converter needs to have galvanic insulation to make sure the high voltage battery on the vehicle is isolated from the local grid. Secondly, the normal battery voltage in EV could be 200V ~ 800V [10]. Such a DC-DC converter should be able to operate under a wide voltage range. Last but not the least, the battery inside the vehicle can be regarded as part of the energy storage system. So the bidirectional feature of the DC-DC converter allows the power to flow back to the grid. Figure 1.4 shows the comprehensive functions of EV battery chargers. For example, the energy stored in the batteries can be sent to the AC grid or DC micro-grid, to provide the grid service or even form its local grid during the grid outage.

According to the three requirements discussed above, a DAB converter is an excellent candidate for the DC-DC converter inside the EV battery charger [11-13]. The topology is shown in Figure 1.5. At the same time, the DAB converter is easy to control by adjusting the phase shift between primary-side and secondary-side H-bridges. Also, because of the symmetric structure, the performances in G2V mode and V2G mode are the same.

Owing to the simple structure and integrated leakage inductor, a DAB converter has the advantage in power density, which is an appealing characteristic in onboard chargers. Figure 1.6 shows three examples of EV onboard chargers. The DAB converter is adopted


Figure 1.3. The differences between $\mathrm{AC} / \mathrm{DC}$ charging stations and onboard chargers [14].


Figure 1.4. Comprehensive functions of EV battery chargers [15].


Figure 1.5. Topology of the DAB converter.
in all of them. The quite compact design could be found in Figure 1.6 (a) and (b) with water cooler and air-forced cooling, respectively. Considering the 20 kW power rating, the prototype shown in Figure 1.6 (c) also has a simple structure with limited dimensions.

Other DC-DC converters such as LLC have similar functions as DAB. But because of the asymmetric structure of LLC, the performance in reverse conduction mode is not as good as in the forward conduction mode [15]. Also with the increase in voltage rating and current rating, the resonant tank of an LLC converter can occupy a pretty large space [16, 17]. Even though a CLLC converter has a symmetric structure and the same performance in bidirectional power flow [18], the resonant tank on both sides of the transformer makes CLLC disadvantageous in the consideration of power density.

For DAB, there are still some challenges. With the wide operation voltage in the battery charger, the performance cannot be guaranteed [19]. The ratio of the input voltage and the output voltage cannot be always equal to the transformer turn ratio. For the traditional DAB control strategy, when the input voltage and the output voltage are not matched, the switches can suffer the hard-switching on, and high switching-off current at light load or medium load, which will worsen the efficiency and induce the stability issues.

On the other hand, EV applications accelerate the spread of power electronics equipment. The new generation power devices like 10 kV or 15 kV SiC MOSFET brings a significant opportunity for power electronics to further grow in medium-voltage grid application. While a 60 Hz step-down transformer is a connection between the medium-voltage distribution grid and local low-voltage AC grid, the appearance of a solid-state transformer


Figure 1.6. EV on-board battery charger: (a) 2 kW automotive DAB converter [11]; (b) 3.7 kW , singlephase, single-stage, bidirectional and isolated DAB ac-dc converter prototype [20]: (c) 20 kW DAB converter [21].
shows the advantage of less loss, weight, and volume in grid applications. Furthermore, an SST can directly create the local DC grid. The local AC grid can be provided by another stage of the inverter using the local DC grid. The concept of the new microgrid is shown in Figure 1.7. The proposed new microgrid can also integrate the energy storage system used as an uninterruptable power system (UPS), PV system, and EV chargers. Usually, AC-DC and DC-DC converters exist in the connection between renewable energy sources and the local grid. Without the AC grid, a DC-DC converter can directly deliver the power between two DC grids. The DAB converter can also be found in energy storage systems (ESS) [22-24] and PV applications [25].

### 1.2 SiC MOSFET Implementations in Renewable Energy Applications

To increase the efficiency and the power density of the power electronics equipment, a higher switching frequency is selected to shrink the sizes of passive components, such as an inductor, transformer, and capacitor. If such semiconductor devices exhibit lower conduction loss and switching loss, we can further reduce the size of the cooling system.

### 1.2.1 Benefits of SiC MOSFET Implementations

Owing to the higher energy gap and electric field, silicon carbide (SiC) devices can have higher breakdown voltage compared with Si devices. At the same time, with the same breakdown voltage, SiC devices have lower on-state resistance because of the shorter doped drift region. Taking advantage of higher thermal conductivity and melting point, SiC devices can work at higher junction temperatures. With higher electron velocity, SiC


Figure 1.7. An SST-enabled hybrid dc/ac microgrid system [26].
devices typically have a higher switching speed. More detailed characteristics of SiC material are discussed in [27]. Looking at Si MOSFET and SiC MOSFET in Figure 1.8, the voltage rating of the traditional Si MOSFET is less than 1.2 kV , but the voltage rating of SiC MOSFET starts with 600V. So the comparison of the traditional Si device and SiC device is between the Si IGBT and the SiC MOSFET. Also, SiC MOSFET can significantly reduce the switching-off loss and reverse recovery loss. Presently, SiC MOSFET can be a good replacement for Si MOSET when the application voltage is higher than 600 V .

Table 1.1 provides the comparison of power loss and heatsink dimensions between Si IGBT and SiC MOSFET in an active rectifier for a 22 kW EV battery charger. By applying SiC MOSFET, the total power loss is much lower than Si-IGBT-based design at 20 kHz switching frequency. The switching loss and the diode reverse recovery loss are significantly reduced owing to the characteristics of SiC MOSFET. Even for 60 kHz , the design based on SiC MOSFET still has obvious advantages of loss and heatsink size compared with the Si-IGBT design@20kHz.

For a SiC-based on-board EV battery charger, the mass and the volume are mainly composed of the heatsink, filter capacitors, and magnetics in Figure 1.9. By increasing the switching frequency, the size of the passive components including capacitors and inductors can be reduced under the same requirements of output ripple [28]. In a summary, the implementation of SiC MOSFET can reduce switch loss and increase the power density of power electronics equipment.


Figure 1.8. Rated voltage range for Si and SiC (MOSFET and IGBT) [29].

Table 1.1. Comparison of power losses and heatsink size between Si-IGBT and SiC MOSFET in 22kW EV Charger [30].

|  | Si-IGBT | SiC-MOSFET |  |
| :---: | :---: | :---: | :---: |
| Switching frequency | 20 kHz | 20 kHz | 60 kHz |
| Total power Loss | 1115 W | 286 W | 481 W |
| Heatsink Dimension | $2260 \mathrm{~cm}^{3}$ | $177 \mathrm{~cm}^{3}$ | $463 \mathrm{~cm}^{3}$ |



Figure 1.9. Breakdown of SiC-based on-board vehicle battery charger for: (a) mass considerations and (b) volume considerations [31].

The voltage rating for automotive applications is higher than 600V. However, for renewable energy and microgrid, the voltage rating for the power electronic devices can be even higher, as shown in Figure 1.10. Therefore 1200V SiC MOSFETs can also find use in the renewable energy market.

In recent years, the power SiC device market is increasing. The biggest demand belongs to automotive applications as shown in Figure 1.11. The energy and the industrial application also contribute to the growth of the SiC device market. Per forecast, the capacity of the market will continue increasing within the next following years. By 2025, the SiC market will be over $\$ 2500$ million, and the automotive will have more than $\$ 1500$ million. Therefore SiC-based power electronic converters in automotive applications are expected to play more important roles in the near future.

### 1.2.2 Challenges of SiC MOSFET Implementations

Owing to higher electron velocity, SiC MOSFET yields high di/dt and high dv/dt during the hard switching transients [32,33]. Figure 1.12 shows the comparison of the switching speed between SiC-MOSFET, Si-MOSFET, and Si-IGBT. They all have a similar current rating. But the voltage rating of the Si MOSFET is lower than SiC MOSFET and Si IGBT. Compared with Si-IGBT, SiC MOSFET has a much higher switching speed resulting in higher $\mathrm{di} / \mathrm{dt}$ and higher $\mathrm{dv} / \mathrm{dt}$, which can induce reliability issues such as overvoltage, crosstalk [34], and electromagnetic interference (EMI). With the increase of the switching frequency, the common-mode noise needs to be paid more attention.


Figure 1.10. Main application areas of SiC and GaN power devices [35].

2019-2025 Power SiC device market forecast
(Source: Compound Semiconductor Quarterly Market Monitor. SiC and GoN Power update. Yole Développement. Q3 2020 )


Figure 1.11. 2019-2025 Power SiC device market forecast [36].


Figure 1.12. Switching waveforms of CMF20120D (SiC-MOSFET), IPW65R065C7 (Si-MOSFET) and IKW25N120T2 (Si-IGBT) [37].

Crosstalk happens in the half-bridge when the switching action happens $[38,39]$ caused by high dv/dt of the middle point of the bridge leg, parasitic capacitor of the switches, and the gate-loop impedance, which mainly happens during the hard-switching transient. For example, in Figure 1.13 (a) when the top switch turns on, $\mathrm{V}_{\mathrm{ds}}$ of the bottom switch then increases, which charges $\mathrm{C}_{\mathrm{gd}}$ of the bottom switch. The charging current flows into the gate drive circuit and induces the positive voltage between gate and source caused by the gate resistor. If such positive voltage is higher than the threshold voltage of the switch, the bottom switch will be mis-triggered when the top switch is still on. Eventually, the shootthrough happens at the half bridge in Figure 1.13 (c).

Also, when the top switch turns off, $\mathrm{C}_{\mathrm{gd}}$ the bottom switch is discharged, as shown in Figure 1.13 (b). Such discharging current flows out of the gate drive circuit, creating a negative voltage spike between gate and source at the bottom switch, as shown in Figure 1.13 (c). In a real application, SiC MOSFETs are using negative voltage during off-state to avoid miss-triggering. Therefore, the oxide between gate and source keeps enough breakdown voltage. However, if the negative voltage spike is lower than the required minimum gate-source voltage and continuously applied between gate and source, it can accelerate the aging of the gate-source oxide, which eventually breaks down the gate.

Another reliability issue caused by high di/dt and high dv/dt during hard-switching transient is high overvoltage [40, 41]. The overvoltage is induced by the resonance between the parasitic inductance in the switching loop and capacitance. Typically, the parasitic


Figure 1.13. Mechanism of bridge-leg crosstalk during switching transients of QH : (a) Turn-on transient;
(b) Turn-off transient; (c) switching waveforms [42].
inductance exists in PCB traces, switch lead, bus bar, and even decoupling capacitors. Higher di/dt and higher dv/dt can cause higher overvoltage.

With a higher switching speed of the SiC MOSFET, the EMI content appears from 1 MHz to 30 MHz in the spectrum [43], as shown in Figure 1.14. With the higher switching frequency, more components appear from 150 kHz . The EMI consists of the differentmode noise and the common-mode noise. The differential mode noise appears as the current ripple, which is related to the main power components in the circuit and easily observed. The common-mode (CM) noise is generated high-frequency voltage pulse through the parasitic capacitance in the circuit, which is seldom addressed in DAB converter. The parasitic capacitances are charged or discharged by the switching node, which further induces higher CM current flowing into the ground.

The CM sources in automotive applications include motor drive systems, electric motors, shielded and unshielded cables, and battery chargers [44] as shown in Figure 1.15. So the CM performance of EV battery chargers should be also taken into consideration. For example, CISPR 25[45] or CISPER 22 [46] provide the guideline of EMC specifications for automotive applications. For the DAB converter in battery chargers, the output is directly connected to a high-voltage battery. For an off-board charger, the CM current generated by the DAB converter flowing into the vehicle can accelerate the degradation of the insulation between chassis and high voltage batteries or influence the other electronic equipment for example multimedia equipment and radars.


Figure 1.14. Illustration of the impact of high-signal edge rates on WBG converter spectral content [43].


Figure 1.15. Sources of EMI in EVs [44].

### 1.3 Research Objectives and Thesis Layout

As the importance of the DAB converter and SiC MOSFET discussed above, this thesis focuses on the implementation of a SiC-based DAB converter. To achieve better performance of DAB with the wide-voltage-range operation, the control algorithms are important to regulate the power and realize zero-voltage switching. The different modulation strategies of the DAB converter focus on different operation points by applying the inner phase shift at the primary-side or secondary-side H -bridge to realize ZVS , eliminating reactive power or reducing the switching loss. With the application of SiC MOSFETs, most reliability issues happen during the hard-switching-on transients. So for the DAB converter, ZVS is important. Starting with the problems in EV charging applications, this thesis addresses the solutions to common issues in DAB converters associated with different modulation strategies. The detailed research objectives are shown below.
(2) The essence of ZVS realization is the resonance process between switch $\mathrm{C}_{\text {oss }}$ and the inductor in the DAB converter. The ZVS analysis is carried out considering MPS control. The minimum required inductor energy to finish the ZVS transition is provided based on different conditions. Also, the ZVS transition time is derived to set the reference for dead time selection.
(3) Common-mode performance is a missing part of previous DAB research. With the implementation of SiC MOSFET, a higher switching frequency is used to get the compact design of the power electronics equipment. Since the heatsink of SiC MOSFET usually is
grounded, it then provides additional common-mode loops. A general common-mode analytical model is then proposed to compare the different common-mode behaviors in MPS control.
(4) Multiple-phase-shift control (MPS) contains different modulation strategies. A simplified method of integrating different modulation strategies is proposed. The boundary conditions are defined to realize a smooth transition between modulation strategies. Securing ZVS is the prerequisite when selecting modulation strategies to eliminate the potential crosstalk during the hard-switching-on process of SiC MOSFET.
(5) Dynamic response is important in the grid-connection DAB converter. During the load current transient, there is a current spike appearing in the transformer and the DC offset in the next following cycles caused by the fast-changing phase shift. The current spike elimination method is necessary, especially in MPS modulation.

The layout of this thesis is listed below.
Chapter 2 is the literature review for the principle of ZVS realization, the existing modulation strategies for the DAB converter, and the common-mode knowledge in the isolated DC-DC converter.

Chapter 3 proposes a smooth transient process for MPS control and the boundary condition definition with full-load-range and wide-voltage-range ZVS realization.

Chapter 4 is the ZVS transition analysis in the DAB converter considering different switching actions in MPS control.

Chapter 5 discusses the common-mode parasitic capacitance and the general commonmode voltage (CMV) model for the DAB. Based on the CMV model, the influence of MPS control on common-mode behaviors and common-mode choke design is also proposed.

Chapter 6 proposes a new design theory of the modulation strategies considering the current spike elimination during load transient and the ZVS realization in the steady state.

Chapter 7 is the conclusion of the proposed work and the work in the future.

## Chapter 2 LITERATURE REVIEW

This chapter provides the literature review for the proposed work. To eliminate crosstalk without complicating the hardware gate-drive design, ZVS is necessary for all switches in the DAB converter. Firstly, the existing discussion about ZVS theory is reported. Then how to realize ZVS in the DAB by utilizing different modulation strategies is discussed aiming at different operation conditions. Finally, the common-mode concern in the DAB converter is addressed.

### 2.1 Zero-Voltage-Switching Realization

To prevent the potential aging problem or breakdown at the gate-source terminal caused by a negative voltage spike during the crosstalk, there should be enough margin left for the normal off-state gate-source voltage. To prevent the mis-triggering of the switch caused by the positive voltage during the crosstalk, complicated gate drivers have been developed in [47-49]. The basic reasons for the positive voltage spike are the high dv/dt during the hard switching-on and $\mathrm{C}_{\mathrm{gd}}$ of the switches. Hence one potential solution without renovating the gate driver is the realization of ZVS. Because the essence of the ZVS is the resonance between the inductor and the switch $\mathrm{C}_{\text {oss }}$, dv/dt during ZVS transition should be much smaller than that during hard switching-on.

To achieve ZVS for active switches, in previous literature there are two main methods. The first one is the current-based identification [50-52], and the second one is the energybased identification [53-56]. For current-based ZVS theory, the condition used to judge if the ZVS transition can be finished is the polarity of the inductor current. For example, in

Figure 2.1 (a) to realize ZVS for $\mathrm{S}_{2}$, it only needs to make sure the current flowing through the leakage inductance is positive, which means the inductor current can be used to discharge the $\mathrm{C}_{\text {oss }}$ of $\mathrm{S}_{2}$. The same theory can be also applied to other switches. For energybased theory in ZVS realization, not only does the inductor current needs the right polarity but also the value of the inductor current needs to be large enough to finish the discharging process of switch Coss. . In Figure 2.1, to finish the ZVS transition, the energy stored in the inductor needs to be larger than the sum of the discharging energy in the $\mathrm{C}_{\text {oss }}$ of $\mathrm{S}_{2}$ and the charging energy in the $C_{\text {oss }}$ of $S_{1}$. The minimum required inductor current can be expressed as

$$
\begin{equation*}
i_{L k} \geq V_{1} \sqrt{2 C_{o s s} / L_{k}} \tag{2-1}
\end{equation*}
$$

The transient of ZVS is shown in Figure 2.1 (b). With the charging and the discharging of the switches' Coss, the energy stored in the inductor is then drained out.

How to realize ZVS in the dual-active-bridge (DAB) application has been discussed in early literature [57]. Including single-phase-shift (SPS), dual-phase-shift (DPS), triple-phase-shift (TPS), and multi-phase-shift (MPS), various modulation strategies have been proposed to achieve ZVS in full-load and wide-voltage ranges [58, 59]. Note achieving ZVS relies on the resonance $[60,61]$ between transformer leakage inductance $L_{s}$ and switch output capacitance $\mathrm{C}_{\text {oss }}$.

Figure 2.2 shows the ZVS realization for the output H -bridge. Including reflected input voltage, output voltage, and 4 switches' Coss, all of them participate in the resonance process during ZVS transition in single-phase shift modulation. Such resonant loop,


Figure 2.1. Energy-based ZVS realization in a half bridge: (a) half bridge circuit; (b) voltage across the switches and the inductor current during ZVS transient [56].


Figure 2.2. DAB converter with the output bridge replaced by an equivalent voltage source during turnoff of devices $\mathrm{T} 1, \mathrm{~T} 4$ of input bridge; (b) minimum inductor current required at the instant of turnoff of T1, T4 to resonate the pole voltage from $+\mathrm{V}_{\mathrm{i}}$ to $-\mathrm{V}_{\mathrm{i}}$ [57].
however, can be different under other different modulation strategies, which have been ignored in the previous analysis. Some literature [62, 63] proposed the equivalent capacitance based on the half-bridge model, where the charge-based, energy-based, or other types of equivalent capacitance are employed for different purposes. In Figure 2.3, an example of ZVS realization based on the half-bridge model is explained in detail. The main transient process of charging and discharging $\mathrm{C}_{\text {oss }}$ is shown in Figure 2.3 (b). The energy stored in the inductor is dissipated in the input voltage source. So there is the minimum initial inductor energy required to finish the ZVS transition. However, the proposed derivation can only be applied to the topology with a half-bridge structure. For the DAB converter, the basic building block to analyze ZVS realization should be H -bridge [57, 62]. At the same time, considering the inner phase shift in DPS and TPS modulation, the resonance loop between the inductance and switch $\mathrm{C}_{\text {oss }}$ can be more complicated.

To make sure the switch $\mathrm{C}_{\text {oss }}$ is fully discharged before the switch is turned on, the dead time should be long enough. In [62], the resonance time interval is derived according to the nonlinearity of Coss in the SPS modulation. Figure 2.4 shows the relationship between $\mathrm{V}_{\mathrm{ds}}$ across the discharged $\mathrm{C}_{\mathrm{oss}}$ and time in the proposed simulation. But the proper derivation of ZVS transition time with the consideration of different modulation strategies has not been also addressed yet. In [64], parasitic parameters of the transformer are further considered, when it is comparable with switch $\mathrm{C}_{\text {oss }}$.

To achieve ZVS in real converters, two essential parameters should be carefully selected: the initial inductor energy and the dead time. Increasing the initial inductor current helps


Figure 2.3. Soft-switching transition of a MOSFET bridge leg and an inductor L: (a) free-wheeling interval with inductor current $\mathrm{i}_{\mathrm{L}}=\mathrm{I}_{1}$; (b) switch $\mathrm{S}_{2}$ turns off and resonant transition starts with an additional current path through the dc source (For simplicity reasons, the parasitic output capacitances are assumed to be linear.); (c) end of transition when the drain-source voltage of $S_{2}$ has reached the source voltage [63].


Figure 2.4. Simulation results in (a) Ltspice and (b) Simulink showing the comparison between the voltage waveform of an IPB60R385CP as it is charged by a series $600-\mathrm{V}$ source and $100-\mathrm{k} \Omega$ resistor [62].

ZVS realization [65]. Similarly, a longer dead time guarantees the completion of ZVS but increases loss because of the increased reverse conduction time. To achieve optimal performance, it is important to calculate the required initial energy and ZVS transition time accurately in all circumstances, which is lacking in the present study.

### 2.2 Definition of Modulation Strategies in DAB Converter

In the DAB converter, there are 8 active switches. For most of the modulation strategies, each switch operates with a $50 \%$ duty cycle and the PWM signals of the switches located in the same phase leg are complementary [66]. Figure 2.5 shows the basic operation waveform of the DAB modulation strategy. The diagonal switches in H -bridge turn on and off simultaneously. So the output of the H -bridge is a square waveform. The power flow is regulated by the phase shift between the primary-side H -bridge and the secondary-side H bridge.

With the first phase leg as the reference, the relationship between the first phase leg and the other three-phase legs can be regarded as three degrees of freedom, which offers high flexibility for the DAB control. Different modulation strategies then are defined according to the voltage waveform at both sides of the transformer. The simplified model is shown in Figure 2.6. When primary side and secondary side voltage are both square AC waves with a $50 \%$ duty cycle, the modulation strategy is a single-phase shift (SPS). If either the primary or the secondary side voltage is a three-level wave [67, 68], the modulation strategy is dual-phase shift (DPS). If they are both three-level waves [23, 66], the


Figure 2.5. Main operation waveforms of the phase-shift control method [69].


Figure 2.6. Transformer Voltage: (1) SPS [69]; (2) DPS [70]; (3) TPS [71].
modulation strategy is named triple phase shift (TPS) (If the primary side phase shift and the secondary side phase are always the same, the modulation strategy is still DPS [72].).

To optimize the performance of a DAB converter, selecting the proper modulation strategy under different operation circumstances is necessary. To evaluate such strategies, there are several major factors to be considered, such as efficiency [73, 74], dynamic response [75-77], and EMI characteristics [78, 79]. No mention that hard-switching-on can cause EMI concerns [80], which will in return deteriorate the system reliability and increase electric stress. For example, crosstalk in one phase leg counts on the advanced gate-drive circuit to suppress [81]. This is another reason why so many modulation strategies are developed under the premise of the realization of ZVS [12, 67, 82-84]. And the reduction of DC-bias current at the transformer is also an important topic [85, 86].

### 2.3 Modulation Strategies in Dual Active Bridge

### 2.3.1 Single Phase Shift (SPS) Modulation

The conventional SPS is the simplest way to manage the power delivery in DAB. The switching waveform is shown in Fig. 4. Typically, the definition of the phase shift between the primary side and the secondary side is

$$
\begin{equation*}
\phi=\frac{t_{P 1}-t_{S 1}}{T_{s} / 2} \tag{2-2}
\end{equation*}
$$

Then the power flowing through the DAB converter is

$$
\begin{equation*}
P=\frac{n V_{i n} V_{o} \phi(1-\phi)}{2 L_{s} T_{s}} . \tag{2-3}
\end{equation*}
$$

Based on the equation above, the relationship between the power and phase shift can be plotted in Figure 2.7. When the secondary-side switch $S_{5}$ is leading the primary-side switch $S_{1}$, the power flows from the secondary side to the primary side. When $|\phi|=0.5$, the converter reaches the maximum power. Here the voltage gain is defined as

$$
\begin{equation*}
M=\frac{n V_{o}}{V_{i n}} . \tag{2-4}
\end{equation*}
$$

## A. Switching Current in SPS Modulation

The switching waveforms shown in Figure 2.8 are based on single-phase shift. In Figure 2.8 (c), when the voltage gain is equal to 1 , the transformer currents at $t_{0}$ and $t_{1}$ are the same. At $t_{0}$, the switching action happens at the primary side, and the polarity of the transformer current should be negative to realize ZVS for primary-side switches. At $\mathrm{t}_{1}$, the switching action happens at the secondary side, and the polarity of the transformer current should be positive to realize ZVS for secondary side switches. However, when the voltage gain is smaller than 1, as shown in Figure 2.8 (a) with the power decreasing, the transformer current at $t_{0}$ and $t_{1}$ are both decreasing. Finally, the polarity of the current at $t_{1}$ becomes negative, which means the switches at the secondary side are suffering hard-switching-on in Figure 2.8 (b). When the voltage gain is larger than 1, with the decreasing of the power, the polarity of the transformer current at $t_{0}$ becomes positive, which means the primaryside switches lose ZVS.

## B. ZVS Realization

ZVS realization is the most common topic in the research of DAB. It can help to improve efficiency, and at the same time enhance the system's reliability. For most SiC MOSFETs,


Figure 2.7. Power vs phase shift in DAB SPS [87].


Figure 2.8. Typical voltage and current waveforms for Vin>nVo and Vin=nVo: (a) Common mode; (b) Boundary mode; (c) Extreme mode, Vin=nVo [19].
the switching-on energy is much higher than the switching-off energy, as shown in Figure 2.9. ZVS realization can then help to save the switching loss. Many literatures also plot the ZVS range through the full-load-range and wide-voltage range [58, 88, 89]. Figure 2.10 shows the ZVS range when using SPS. Under the same phase shift, the closer to the unit voltage gain, the easier it is to achieve ZVS . When voltage gain is equal to 1 , it can always realize ZVS . When voltage gain is fixed (not equal to 1 ), the smaller the phase shift, i.e., the smaller power, the harder it is to realize ZVS.

The ZVS range plotted in Figure 2.10 is with the current-based model. For the more accurate method, for example, energy-based analysis [90], the actual ZVS range will shrink. The realization of ZVS is quite important because it can eliminate the switching-on loss and diode reverse recovery loss, and enhance the system stability.

For SPS control, only one control freedom is used to regulate power, which is the basic and simplest modulation in DAB. The performance of SPS is only based on voltage gain and the actual load. When voltage gain is nearly 1 , it is an excellent modulation strategy to achieve full-load-range ZVS and eliminate considerable reactive power and current stress [91]. However, with only one control freedom, no more room is available to secure ZVS. Especially when M is much smaller or greater than the unit value or the converter operates under light load, switches will lose ZVS [92-94]. Hence more modulation strategies are developed to further improve the DAB performance.


Figure 23. Clamped Inductive Switching Energy vs. Drain Current $\left(\mathrm{V}_{\mathrm{DD}}=800 \mathrm{~V}\right)$

Figure 2.9. Datasheet of CREE's SiC MOSFET - C2M0025120D [95].


Figure 2.10. ZVS operation range [69].

### 2.3.2 Dual-Phase Shift (DPS) Modulation

A. Extend Phase Shift (EPS)

An inner phase shift is implemented at either primary-side or secondary-side H -bridge when voltage gain is smaller or larger than 1 in EPS modulation. There is an inner phase shift at the primary side. A zero stage appears at the transformer primary-side voltage, which alters the slope of the transformer current. The switching waveform of EPS modulation is shown in Figure 2.11. Because of the additional phase shift, the relationship between regulated power and phase shifts is different from SPS. Figure 2.12 shows the comparison between EPS and SPS control. With EPS, the output power range is widened, i.e., the ability to regulate power has been enhanced. Under a single power rating, EPS control has infinite combinations of $D_{1}$ (inner phase shift) and $D_{2}$ (phase shift between primary and secondary sides), regulating power more flexibly.

In the discussion of EPS modulation, different literature has different focuses. The EPS modulation shown above is developed to eliminate the reactive power [93, 96]. But other EPS modulations focus on the extension of the ZVS range [97, 98]. Figure 2.13 shows the switching waveforms of EPS modulation for ZVS realization. When the voltage gain is larger than 1 , there is an inner phase shift introduced into the primary side of the H -bridge. So by adjusting the relationship between the inner phase shift and the phase shift between the primary side and the secondary side, all switches can realize ZVS. With the power decreasing, the traditional EPS modulation in Figure 2.13 (a) can also change to Figure 2.13 (b).


Figure 2.11. EPS control switching waveform [67].


Figure 2.12. Characteristics of EPS modulation: (a)3-D curves of the unified backflow power varied with $D_{1}$ and $D_{2} ;(b)$ power versus $D_{2}[67]$.


Figure 2.13. Typical waveforms for EPS: (a) Buck mode (V1.nV2) for S1 leading Q1, (b) Buck mode ( $\mathrm{V} 1>\mathrm{nV} 2$ ) for S 1 lagging Q 1 [98].

## B. Primary-dual-phase-shift (PDPS) and Secondary-dual-phase-shift (SDPS)

PDPS and SDPS control are similar to EPS control. The switching waveforms are shown in Figure 2.14. PDSP control has an inner phase shift at the primary side when the voltage gain is smaller than 1. SDPS has an inner phase shift at the secondary side when the voltage gain is larger than 1. Their principle and function are different from EPS. Usually, PDPS and SDPS control are used to realize ZVS at the medium load range with the wide voltage range [13]. In [12, 13, 99], both modulation methods are applied in electric vehicle chargers, where the input voltage of the DAB converter contains a double-line-frequency ripple (form 0 to maximum value). Figure 2.15 shows the topology of a single-phase charging module. The switching frequency is also changing with the input voltage. The relationship between the primary-side/secondary-side inner phase shift and the primarysecondary phase shift is shown in (4) and (5), respectively. Both modulation strategies keep the transformer current at $\tau_{1}$ and $\tau_{3}$ the same, which is achieved by restricting the relationship between different phase shifts.

With the PDSP and SDPS control, the ZVS range shown in Figure 2.10 can be further widened, especially when the voltage gain is away from the unity value. A similar DPS modulation is also developed in [24] for an off-line UPS system.

$$
\begin{gather*}
v(t)=\frac{V_{i n}-n V_{o}}{V_{i n}}(0.5-\phi)  \tag{2-5}\\
w(t)=\frac{V_{i n}}{2 n V_{o}}(1-2 \phi) \tag{2-6}
\end{gather*}
$$



Figure 2.14. Switching waveform: (a) SDPS modulation; (b) PDPS modulation [13].


Figure 2.15. Single-phase charging module [13].

### 2.3.3 Triple Phase Shift (TPS) Modulation

For DPS, two control freedom degrees are used. With the development of modulation strategies, all three-phase shifts including outer phase shift, primary-side inner phase shift, and secondary-side inner phase shift are controlled separately to achieve better performance. Many modulation candidates with three-level voltage are listed in [88, 100, 101].
A. Overlap and Non-Overlap Triple-Phase-Shift

Triangular current modulation (TRM) and triperidol current modulation (TZM) control are more suitable for applications that require low reactive power [23, 66]. Their ZVS performance, however, is not adequate. Overlap and Non-overlap TPS modulations are proposed to achieve ZVS through a wide operation range. The switching waveforms are shown in Figure 2.16.

The realization of ZVS depends on the transformer current when the switching action happens. With three control freedom degrees, shaping the transformer current is quite flexible, making the ZVS condition decoupled from delivered power [99]. With nonoverlap TPS control, ZVS can be realized even at an extra light load or the input voltage of nearly 0 . Its main drawback is its poor power capability because of the low utilization of both sides voltage. It also generates considerable reactive power to fulfill the ZVS condition. For higher power transfer, overlap TPS is used to maintain ZVS for all switches and regulate the power at the same time. The applicable power range of the two modulation strategies is shown in Figure 2.17. Similar modulation strategies are also used in [13, 94].


Figure 2.16. Switching waveform: (a) overlap TPS modulation; (b) non-overlap TPS [99].


Figure 2.17. Output power versus primary active-phase-shift when $\mathrm{V}_{\mathrm{in}}<\mathrm{nV}_{\mathrm{o}}$ [99].

Both overlap and non-overlap TPS are developed to cover a wide voltage range, such as the application shown in Figure 2.15.

## B. In-phase Triple-Phase-Shift

The polarity of the slope of the transformer current changes three times in one half switching period, as shown in Figure 2.18. With in-phase TPS, DAB can realize ZVS for all switches. Compared to the modulation shown in Figure 2.16, in-phase TPS has lower reactive power and current stress when the input voltage is not rectified sinusoidal waveform, making it a better alternative to DPS control under the light load [102].

### 2.3.4 Multiple Phase Shift (MPS) Modulation

With the utilization of all control freedom degrees, more MPS modulation strategies are proposed. In [88], the combination of SPS, DPS, and TRM modulation is developed, with the operation areas of different modulation strategies plotted in Figure 2.19. At heavy load and around the unity voltage gain, SPS is used to regulate power and ensure ZVS realization. When the voltage gain shifts away from 1 or at the light load, the modulation method switches to Optimal-Modulation (DPS), which can realize ZVS for all switches. At the light load, Triangular-Current-Modulation (TRM) is used to eliminate reactive power for the sake of efficiency.

Similar modulation strategies are also proposed in [23, 93, 101, 103, 104]. [105] utilizes SPS, EPS, TZM, and TRM together to regulate power through the whole operation range.

The combination of DPS (PDPS and SDPS) and TPS (overlap TPS and non-overlap TPS) modulation is also developed to realize ZVS for all switches when the input voltage has


Figure 2.18. Switching waveform of in-phase TPS [106].


Figure 2.19. DAB operating modes at different voltages and loads [88].
the double line frequency ripple in [13, 99]. Under the light load, TPS is employed to improve efficiency. When power increases, TPS reaches the maximum power, then DPS modulation takes over. At the same time, the switching frequency also varies with the load. With the increase of power, the switching frequency decreases. Experimental results are shown in Figure 2.20, indicating the transformer current envelope follows grid voltage, as shown in Figure 2.20 (a). The boundary between DPS and TPS modulation is shown in Figure 2.20 (b). A similar MPS modulation is also proposed in [84], which also includes in-phase TPS modulation.

Overlap and non-overlap TPS modulations are more suitable for applications where ZVS is necessary. Overlap TPS modulation has higher power capability. For in-phase TPS modulation, it can also secure ZVS. Note most TPS modulations are developed where the voltage gain is far from 1, with a light load.

### 2.3.5 Hybrid Modulation

For traditional phase-shift control, there are three control freedoms to regulate the power and the switching current. But if combining the duty-cycle control and phase-shift control, there will be more control freedoms, which means more flexible control algorithms.
[107, 108] propose the integration of pulse-width-modulation and phase shift modulation, which is called a hybrid modulation strategy. Parts of the switches will operate in PWM mode instead of a constant $50 \%$ duty cycle. Figure 2.21 shows the PWM signal of a hybrid modulation. The PWM signals at the secondary side are not $50 \%$ duty cycle when the reflected secondary-side voltage is higher than the primary-side voltage. So


Figure 2.20. (a) Experimental DAB waveforms at 5.1 kW . (b) Phase-shift jumping region [99].


Figure 2.21. The work mode transition of HPPS control with different loads [108].
typically hybrid modulation strategy is used to eliminate the reactive power and relieve the current stress at the light load under-voltage mismatch condition, i.e., $\mathrm{V}_{\mathrm{in}} \neq \mathrm{nV} \mathrm{V}_{\mathrm{o}}$. [109] also aims at extending the range of ZVS to further tune the performance of the DAB converter.

In a summary, different modulation strategies have been discussed in detail under different loads and voltages. But they all have the limitation of ZVS realization in different operational conditions. So how to utilize the modulation strategies and realize smooth transition needs to be answered. The performances of the different modulation strategies are summarized in Table 2.1.

### 2.4 Common-mode (CM) Analysis in Dual Active Bridge

To reach higher power density, SiC MOSFET begins to be adopted in automotive, photovoltaic, and aircraft, which however induces more common-mode noise caused by high switching frequency and high dv/dt in the spectrum from 150 kHz to 30 MHz . With the increase of the switching frequency, more components appear from 150 kHz . With the high dv/dt, more CM noise appears from 1 MHz . In the DAB converter, there are capacitors to support the stable voltage potential and choke the current ripple caused by switching action. Typically, based on the requirement of the current ripple, an LC filter is applied at the input or the output of the DAB converter [110, 111]. So the differential-mode (DM) noise can be easily dumped. But as for the common-mode (CM) noise, seldom papers have addressed the common-mode performance in a DAB converter.

The transient processes caused by switching actions coupled with common-mode parasitic capacitance then excite the common-mode current (CMC) [43, 112, 113]. Such

Table 2.1. Summary of different modulation strategies.

|  | SPS | EPS | DPS | SDPS/PD <br> PS | OTPS | NTPS | ITPS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Recomme <br> nd voltage <br> gain | 1 | $<1$ or $>1$ | $<1$ or $>1$ | $<1$ or $>1$ | $<1$ or $>1$ | $\ll 1$ or >>1 | $<1$ or $>1$ |
| Recomme <br> nd load | Heavy | Medium | Medium | Heavy or <br> Medium | Heavy or <br> Medium | Light | Light |
| ZVS <br> under <br> recommen <br> d load | All | All | All | All | All | All | All |

capacitance includes the winding capacitance of the high-frequency transformer in regular isolated DC-DC converters [114] in Figure 2.22 and the parasitic capacitance of the grounded heatsink [43] in Figure 2.23, all providing the path for CMC. To represent the potential parasitic capacitors in the transformer the six lumped capacitor model is developed [115], including the capacitor between the primary-side windings, the capacitor between the secondary-side windings, and the capacitor across the primary side and the secondary side. [116] proposed the concept of the necessary number of capacitors in the transformer CM analysis. In a summary, only two capacitors are enough to represent the six lumped models in the equivalent circuit of the transformer when considering the CMC path. Figure 2.24 shows all the cases of the two-capacitor model. Based on the different purposes, the different equivalent capacitors can be here to help analyze the circuit performance. In [114], the two capacitors between the dotted terminal and the undotted terminal are used to analyze the CM performance in a half-bridge LLC converter.

With various EMI standards available, a CM analytical model of DAB is necessary to estimate the CM behavior with different modulation strategies. The mechanism of common-mode voltage (CMV) generation is discussed in [117, 118], concluding that two H -bridges are the CMV sources. Figure 2.25 shows the equivalent circuit of the H -bridge in the CM loop.

With the CM sources and the existing CM capacitance, the equivalent CMV model can be established [114, 117], which eventually derives the CMC envelope [114] thereby guiding the design of the CM filter. Figure 2.26 shows the comparison between the


Figure 2.22. Six lumped capacitances model [115].


Figure 2.23. Single-phase full-bridge with parasitic capacitances and switching nodes [118].


Figure 2.24. Six possible two-capacitor CM winding capacitance models for a two-winding transformer [116].


Figure 2.25. Equivalent circuit of the H -bridge in CM [117].


Figure 2.26. Measured EMI spectrum and the predicted EMI spectrum envelope of the LLC prototype with the proposed CM choke [114].
experimental result and the predicted result of the EMI spectrum in an LLC converter.
[118] mentioned the potential parasitic capacitance and CM performance in a half-bridge DAB converter, which is shown in Figure 2.27. The parasitic capacitance is considered from the middle points of the half-bridge to the grounded heatsink. The parasitic capacitance at both sides of the transformer and from the transformer to the ground are listed in the figure. [119] discussed the mitigation of CM current in series input and parallel output (SIPO) series resonant DAB converter. [117] proposed a method of using a modified H-bridge structure inspired by a PV inverter to reduce the CMC flowing through the transformer in aerospace applications. Still, there is no general CMV model established yet.

Furthermore, when applying MPS modulation in a DAB converter, different modulation strategies show different steady-state performance in terms of reactive power, current stress, and efficiency. In [111], the consideration of stability based on SPS and DPS modulation strategies is also addressed, but there is no discussion about the influence of modulation strategies on the DAB CM performance. An analytical CM model to quantify the CM performance under different modulation strategies is an inward search.

### 2.5 Current Spike Elimination Method in Dual Active Bridge

As discussed above, most of the newly proposed modulation strategies only focused on steady-state performance such as securing zero-voltage switching (ZVS) and reducing the transformer current RMS, instead of the reliability issues during transient states. Such requirements of the load transient, however, vary with applications. For example, when


Figure 2.27. Conventional single-phase DAB system with half-bridge on MVDC side [118].
charging the EV batteries, the load current should be adjusted based on the command from the battery management system. in real practice, we can tune such the reference charging current into a ramp function, which means the charging current can change continuously during the load transient. For the DAB converter, the phase shift regulating the load current can then change continuously. Therefore, in the charging process of the battery, there is less requirement for the dynamic response.

But when the EV battery charger operates in the vehicle to grid (V2G) mode or vehicle to load (V2L) mode, the discharge current should have the ability to respond to the fast load transient. The same thing happens when applying the DAB converter to the gridconnection equipment as mentioned in Chapter I. The low voltage DC bus interfaced to the DAB converter integrates different kinds of load, as shown in Figure 2.28, which then requires the DAB converter to respond to the fast load transient. A typical application of the DAB converter is to serve as the interface between a high-voltage and a low-voltage DC bus. While the low-voltage bus can be a DC microgrid connected to different types of loads (motor drive or resistive load), an energy source, or an energy storage device, it also can feed the high-voltage DC bus when necessary. For medium-voltage devices for grid applications ( 10 kV device), the switching loss is much higher than that in lower voltage SiC devices ( 1700 V ) [120], which means ZVS for the medium-voltage device is necessary.

To improve the dynamic performance, a small-signal model is built to accurately describe the magnitude and the phase information in the frequency domain [121, 122]. [123] gives a detailed explanation of the influence of using digital control in real


Figure 2.28. Application of the grid-connection DAB converter.
applications. [124] further explores the difference between small-signal models in different modulation strategies. To increase the dynamic response of a DAB converter, the feedforward control can be applied in the control loop as shown in Figure 2.29. The input voltage, the output voltage, the output current, the output voltage reference, and the converter parameters are used to predict the phase shifts in the next switching cycle. In this way, the phase shifts are mainly derived from the feedforward control. The PI control is paralleled with the feedforward control to compensate for the static state error of the controlled variables. Figure 2.29 is an example of feedforward control in DAB when controlling the output voltage [76]. When controlling the output current or the output power a similar control method can also be adopted for the DAB converter [125, 126]. The basic theory of the feedforward control is using the power equation of the DAB to derive the phase shift. When the reference voltage or current changes, the derived phase shift can change swiftly.

For the digital control, the typical used micro control units (MCU) are DSPs and FPGAs. The MCU integrates the analog-to-digital converter (ADC), data processing, protection, communication, and PWM signal generation functions in Figure 2.30. The interrupts are trigged periodically to execute the code already saved in the flash and finish the functions mentioned above. For a DAB converter, the phase shifts are updated in each interrupt period and then are applied to the PWM generator. Hence the change of the PWM signals for eight switches in a DAB is not continuous. When a DAB converter has a fast-dynamic response to fulfill the output specs in load transients [127], it can cause the reliability issues,


Figure 2.29. Block diagram of the MPS control scheme with the output current and input voltage feedforward for DAB DC-DC converters [76].


Figure 2.30. Topology of DAB converter with digital control [124].
such as the current spike in the transformer further yielding the saturation of the magnetic core or even damaging semiconductor devices. The root of such an issue is the abrupt change of phase shifts thus transformer-current waveform, as described in the previous literature [86, 128]. Figure 2.31 is an example of the switching waveform during the load transient with SPS modulation. When the load current increases in Figure 2.31 (a), there is a current spike in the transformer. In the next switching cycles, there is also the DC offset current in the transformer. This offset current will be consumed by the loop resistance gradually. When the load current decreases in Figure 2.31 (b), the offset current will also exist for the serval switching cycle until later diminished.

Meanwhile, when adopting MPS modulation in the DAB converter, the load transient can cause the fast switching between different modulation strategies. Thus, the transformer current spike becomes a more common issue. Some simple active compensation methods were discussed to mitigate the transformer current change by modifying the duty cycle of certain switches in the next switching cycle compared to the previous during the phase shift change [86, 129-131]. As shown in Figure 2.32, the compensation method is applied when the load transient happens. When the modulation strategy switches from TPS to DPS, there is an intermediate state inserted between two different modulations to compensate for the potential transformer current spike. Traditionally all the switches in DAB keep the 50\% duty cycle, and the power is only regulated by the phase shift. To mitigate the transformer current spike, the duty cycles in the intermediate state do not keep at $50 \%$, which makes the control freedoms more flexible. [130] provides the solution for the additional duty

(a)

(b)

Figure 2.31. Transient waveforms under the SPS updating strategy with a constant power flow: (a) Increase in power; (b) Decrease in power [128].


Figure 2.32. Waveforms of the working mode transition without dc bias current [130].
cycle control in the intermediate state-based DSP PWM generation. The detailed sequence and arrangement of the switches are discussed in Figure 2.33.

Figure 2.34 shows the structure of the control loop when applying the duty-cycle compensation method after deciding the phase shifts and the switching pattern in the next switching cycle. Such active compensation during the transients, however, can make the control complicated when applying MPS modulation to cover a wide voltage and power range. Because the transformer currents are independent in each modulation mode, the compensation method has to consider all transitions among all modulation modes.

### 2.6 Summary

At first, this chapter presents different ZVS theories, such as energy-based theory and current-based theory. The essence of ZVS realization is also pointed out, which is the resonance between the loop inductance and switch $\mathrm{C}_{\text {oss }}$. The concept of equivalent capacitance considering the voltage-dependent characteristics of switch $\mathrm{C}_{\text {oss }}$ is proposed and applied in ZVS derivation.

To ensure the realization of ZVS in DAB, SPS, DPS, and TPS modulations can all be used in different operating ranges. SPS is normally used when voltage gain is nearly 1 or away from the unity value or at the medium load, PDPS, SDPS, or overlap TPS are good choices for the sake of ZVS. At light load, non-overlap TPS has the advantage of realization of ZVS even when the input or the output voltage is extremely low. In-phase TPS owns advantages of ZVS realization when the input or the output voltage is not extremely low. MPS combines different modulations strategies and utilizes their advantages in different


Figure 2.33. Gate signal generation: (a) for the primary-side switches;(b) for the secondary-side switches
[130].


Figure 2.34 Generalized closed-loop control block diagram for the DAB converter [127].
at a heavy load. In this case, all switches can realize ZVS. When the voltage gain is far operation conditions, which helps DAB to become an excellent candidate for various applications. However, there are still some questions to be answered in future research. One important question is how to switch among different modulation modes seamlessly. Many literatures discuss the utilization of different modulation strategies and assign them to different operation areas. However, none of them talks about transitions at boundary points between different modulations, particularly given such transitions can cause a current spike in the transformer.

Besides, with the application of wide band-gap (WBG) devices, the power density can be further increased with a higher switching frequency, which however tends to worsen the CM performance. Considering automotive standards, the EMI noise in this region needs to be paid more attention to. With the consideration of CM performance, the potential parasitic capacitance in the CM loop is investigated, including the parasitic capacitance of the active switches and the transformer. But there is no general CMV model for DAB to analyze the CM behavior, especially when applying MPS modulation strategies.

Finally, to meet the dynamic response specs for DAB in V2G, V2L, or other grid connection modes, the feedforward control can be utilized to predict the phase shifts based on the input, the output, the DAB parameters, and the feedback reference. Caused by the digital control, the current spike in the transformer brought by the fast load transient introduces a new challenge to the DAB control. This becomes a more common phenomenon when applying MPS modulation. The active compensation method with the
duty-cycle control can help to eliminate the transformer current spike and offset it by inserting the intermediate state between different modulations. But with more modulation strategies, the compensation method tends to be more complicated.

## Chapter 3 SMOOTH TRANSITION PROCESS IN MULTIPLE PHASE SHIFT MODULATION

As the modulation strategies have been discussed in many literatures, the better steadystate performances have been validated compared with SPS control. The challenge lies in the difficulty of combining different modulation strategies through the wide-voltage range and full-load range. Also securing zero voltage switching (ZVS) is important to minimize the risk of the switch-bridge crosstalk caused by the hard switching-on, thereby enhancing the system reliability. With DPS and TPS control being introduced to extend the range of ZVS, the design principle then needs to consider the proper selection of the modulation strategies, the boundary conditions between different modulation strategies, and secure the smooth transition between the modulation strategies throughout the whole operation range [101]. Experimental results are validated on a SiC-based charger with an output voltage of $200 \sim 450 \mathrm{VDC}$ and power of $0 \sim 20 \mathrm{~kW}$.

### 3.1 Zero-voltage-switching (ZVS) in DAB-Based Battery Charger

To build a bidirectional EV battery charger, a boost PFC + DAB circuit is a widely used candidate [132, 133], as shown in Figure 3.1. Unlike other conventional resonant circuits such as LLC [134], the DAB converter uses fewer passive components thereby potentially increasing the power density.

For higher power designs such as 20 kW , two switches in paralleled are applied in the real prototype. In this prototype, ROHM's 1200 V and 650 V SiC MOSFET are selected in the DAB part, which has the competitive price on the market in 2018. The existing


Figure 3.1. Three-phase PFC + DAB for a two-stage battery charger.
prototype with ROHM's SiC MOSFET is shown in Figure 3.2. Two 650V/93A ROHM SiC MOSFETs were paralleled for the DAB secondary side. Two 1200V/72A ROHM SiC MOSFETs were paralleled to form the DAB primary side. Air cooling is adopted, given it is an off-board charger. For the prototype, the length is 35 cm , the width is 31 cm and the height is 6.5 cm . The overall power density is $\sim 3 \mathrm{~kW} / \mathrm{L}$. A drawback of ROHM SiC MOSFET is that the maximum negative voltage during off-state is only -4 V . To avoid the acceleration of aging on the gate, the recommended maximum off-state voltage on the gate is only -2 V , which however brings the risk of the crosstalk when the complementary switch in one phase shift suffers hard switching-on. So it is important to ensure ZVS, therefore, suppressing crosstalk between complementary switches and reducing the probability of the leg shoot-through [135]. Experimental gate-signal waveforms in Figure 3.3 (red curves) of the hard-switching-on and soft-switching-on are compared. The crosstalk is eliminated during soft switching-on, which reduces the chance of shoot through. Various efforts have focused on suppressing the switch crosstalk in previous literature, mainly on the design of gate-drive circuits [23, 71, 72].

This research focuses on the ZVS realization of the DAB converter. The high dv/dt during the hard-switching-on can cause the positive voltage spike on the complimentary switch, which can trigger the complimentary switch and cause the failure [40].

The previous literature also takes advantage of the realization of ZVS to eliminate the crosstalk in the half bridge. The inductive power transfer system in [136] discussed the side-effect and the limitation caused by the crosstalk during the fast dv/dt in hard switching


Figure 3.2. Prototype of the battery charger.


Figure 3.3. Influences of switching action on the gate signal in a bridge leg (experimental results): (a) hard-switching-on; (b) soft-switching-on.
transient when using SiC MOSFET. By designing an additional compensation network to realize ZVS , the performance of the proposed converter is improved. Also [137] designed a LLC converter with ZVS realization to prevent the serious crosstalk caused by high dv/dt from the false conduction and failure of the fast switching devices. In [138], the proposed DAB converter also tries to extend ZVS to prevent the system missing-protection and the damage of the complementary switches due to the crosstalk.

The test result with the hard-switching-on influence on the complimentary switch was tested in the developed prototype shown in Fig. 3.3 (a). The voltage spike at the bottom switch $\mathrm{V}_{\mathrm{gs}}$ when the top switch hard turns on is over 1.2 V under 100 V . The threshold voltage is around 2.3 V , which introduces the high possibility of the crosstalk when continuing increasing the voltage rating to 700 V . By realizing ZVS for the switches, there is no voltage spike at the complimentary switches. The test result of the ZVS influence on the complimentary switch is shown in Fig. 3.3 (b). For more detailed explanations: (1) ZVS shows lower $\mathrm{dv} / \mathrm{dt}$ (a resonant process). The voltage spike is caused by the current flowing through the $\mathrm{Cg}_{\mathrm{gd}}$. During the ZVS transition, $\mathrm{C}_{\mathrm{gd}}$ is a part of the resonance, so the voltage across the $\mathrm{Cgd}_{\mathrm{gd}}$ changes slowly following the ZVS resonance compared with high dv/dt in hard-switching-on. (2) The voltage transient (dv/dt) in ZVS happens during the dead time. Before the top switching turns on, the voltage transient has been finished. There is no overlap of the dv/dt interval and the top switch on-state interval. By realizing ZVS for the switches, the possibility of the failure causing the crosstalk during hard-switching-on is eliminated.

The profile of such a battery charger is shown in Figure 3.4. Before connecting charger output terminals to the battery, the output capacitors should be pre-charged to the battery voltage [92, 139], then the charging current ramps up to maximum current followed by constant current (CC), constant power (CP), and constant voltage (CV) modes. When the battery is charged with the maximum current or power, ZVS can be realized easily by SPS modulation because of the heavy load condition. But during the transition, for example, the pre-charge process or current ramping-up, the switches are at the risk of hard switching on. So, it is important to extend the ZVS range even in the transient process.

### 3.2 Modulation Strategy within the Whole Operational Range

When $\mathrm{V}_{\text {in }}$ is not equal to $n \mathrm{~V}_{\mathrm{o}}$, DPS control can be adopted to secure the ZVS for all switches in a certain range $[99,140]$. When the load is very light, a TPS algorithm can be employed, which maintains ZVS down to zero power. As a result, one solution is to gradually switch from SPS to DPS and then to TPS as the charger transitions from heavy load to light load. The definition of symbols is shown in Table 3.1. To simplify the analysis, the DC-link voltage is fixed to $\mathrm{V}_{\mathrm{in}}=700 \mathrm{~V}$, which can fulfill the needs for the three-phase grid of $380 \sim 480 \mathrm{VAC}$ when using the conventional three-phase two-level PFC converter.

In traditional SPS control, the secondary-side switches easily lose ZVS at the medium load or light load when the reflected battery voltage is lower than the DC link voltage. When the reflected battery voltage is higher than the DC-link voltage, the primary side switches easily lose ZVS at the medium load or light load. The drain-source current when


Figure 3.4. Charging profile of an EV battery charger.

Table 3.1. Definition and Values of Symbols

| Names | Values |
| :---: | :---: |
| Inductance reflected the primary side ( $\mathrm{L}_{s}$ ) | $28.7 \mu \mathrm{H}$ |
| Transformer turn ratio (n) | 2:1 |
| Battery voltage ( $\mathrm{V}_{\mathrm{o}}$ ) | 200~450VDC |
| DC-link voltage ( $\mathrm{V}_{\text {in }}$ ) | 700 VDC |
| Switching frequency ( $\mathrm{f}_{\mathrm{s}}$ ) | 100 kHz |
| Switching period ( $\mathrm{T}_{\mathrm{s}}$ ) | 100 $\mu \mathrm{s}$ |
| Primary side switches | SCT3030KL |
| Primary side switches equivalent $\mathrm{C}_{\text {oss }}(700 \mathrm{~V})$ | $239 \mathrm{pF} * 2$ |
| Secondary side switches | SCT3022ALHR |
| Secondary side switches equivalent $\mathrm{C}_{\text {oss }}$ (350V) | $351 \mathrm{pF} * 2$ |
| Paralleled switches | 2 |

switches turn on is shown in Figure 3.5. When the current is positive, it means that switch is suffering a hard-switching-on.

The control strategy is then divided into two main regions based on the relationship between DC-link voltage and the reflected battery voltage. Within these two main regions, each area is further divided into several states. When the input voltage is higher than the reflected output voltage, primary-dual-phase-shift (PDPS) control is applied. Otherwise, secondary-dual-phase-shift (SDPS) can contribute to better performance. Regardless of states, to realize ZVS the magnitude of the leakage inductance current $\mathrm{I}_{\mathrm{r}}$ must be sufficient to completely discharge/charge the drain-source capacitance of devices within bridge legs during the dead time. The minimum required current for ZVS realization has been discussed in Chapter 2 considering different modulation strategies.

All three phase shifts are defined in Figure 3.6. $\mathrm{P}_{1} \sim \mathrm{P}_{4}$ are gate signals of primary-side switches and $\mathrm{S}_{1} \sim \mathrm{~S}_{4}$ are for secondary-side switches. All switches have a $50 \%$ duty cycle. To specify the implementation of MPS control, the whole operational area is divided into 8 states. The detailed operation principles are discussed in the following content.

$$
\left\{\begin{array}{l}
\phi=\frac{\Delta t_{1}}{T_{s} / 2}  \tag{3-1}\\
\phi_{p}=\frac{\Delta t_{2}}{T_{s} / 2} \\
\phi_{s}=\frac{\Delta t_{3}}{T_{s} / 2}
\end{array}\right.
$$



Figure 3.5. Drain-source current for each switch when turning on: (a) primary side P1; (b) secondary side
S1.


Figure 3.6. Definition of different phase shifts.

### 3.3 Switching Waveform of Multiple-Phase-Shift Modulation

### 3.3.1 Switching modes when $\mathrm{V}_{\text {in }}>\mathbf{n V}_{\mathrm{o}}$

State 4: At the heavy load, SPS can realize ZVS for all switches. The switching mode is shown in Figure 3.7. When $\mathrm{V}_{\text {in }}>\mathrm{nV} \mathrm{V}_{\mathrm{o}}$, the peak current always appears when the primaryside switches turn off. In SPS control, all the phase shift relationships are shown in (3-2).

$$
\left\{\begin{array}{c}
\phi_{p}=1  \tag{3-2}\\
\phi_{s}=1+\phi \\
P=\frac{V_{i n} V_{o} \phi(1-\phi)}{2 L_{s} f_{s}}
\end{array}\right.
$$

In State 4 , if $0<\Phi<0.5$, when $\Phi$ is decreasing, the power decreases at the same time. Based on the demanded power, we can reverse calculate $\Phi$ and then $\Phi_{p}$ or $\Phi_{\mathrm{s}}$. This applies to the states below.

State 3: With the power decreasing, DPS takes over. The primary side inner phase shift $\Phi_{\mathrm{p}}$ then decreases. In Figure 3.8, the leakage inductance current $\mathrm{i}_{1}$ when secondary side switches turn on is fixed at $\mathrm{I}_{\mathrm{r}}$ to maintain secondary-side ZVS. $\mathrm{i}_{0}$ then starts to increase. With fixed $\mathrm{i}_{1}$, the primary side inner phase shift $\Phi_{\mathrm{p}}$ can be derived based on $\Phi$ for the sake of the symmetry of the transformer current in one switching period. The relationship between different phase shifts and power is shown in (3-3).

$$
\left\{\begin{array}{c}
\phi_{p}=\frac{n V_{o}-4 L_{s} f_{s} I_{r}}{V_{i n}}+2 \phi  \tag{3-3}\\
\phi_{s}=1+\phi \\
P=\frac{\left(\phi V_{i n}+n V_{o}\right)\left(V_{i n}-n V_{o}\right)-\phi^{2} V_{i n}\left(V_{i n}+n V_{o}\right)}{4 L_{s} f_{s}}+n V_{o} I_{r}+\phi V_{i n} I_{r}
\end{array} .\right.
$$



Figure 3.7. Switching waveform of state4 (SPS): (a) design waveform; (b) experiment waveform @ input voltage 700 V , output voltage 200 and 11 kW .


Figure 3.8. Switching waveform of state3 (DPS): (a) simulation waveform; (b) experiment waveform @ input voltage 700 V , output voltage 200 and 10 kW .

State 2: When $\mathrm{i}_{0}$ increases to $-\mathrm{I}_{\mathrm{r}}, \mathrm{i}_{1}$ begins to decrease at the same time, as shown in Figure 3.9 until they are both equal to 0 . Then the phase shift $\Phi$ is 0 , leaving half of the primary and secondary switches unable to fully realize ZVS, i.e., quasi ZVS (QZVS). Here we define QZVS as when the parasitic capacitance of switches can only be partly discharged before turning on. It is not full ZVS, but still much better than hard switching. The absolute values of leakage inductance current at $i_{0}$ and $i_{1}$ are the same in this state, both of which can be derived based on $\Phi$. Furthermore, $\Phi_{\mathrm{p}}$ can be also derived as (3-4).

$$
\left\{\begin{array}{c}
\phi_{p}=1-\frac{\left(V_{i n}-n V_{o}\right)(1-\phi)}{V_{i n}}  \tag{3-4}\\
\phi_{s}=1+\phi \\
P=\frac{\left(V_{i n}-n V_{o}\right)(1-\phi) n V_{o}+\left(V_{i n}+n V_{o}\right) \phi V_{i n}}{4 L_{s} f_{s}} \cdot \frac{(1-\phi) n V_{o}}{V_{i n}}
\end{array} .\right.
$$

State 1: With the charging power continually decreasing, $\mathrm{i}_{0}$ increases and fulfills ZVS for secondary-side switches, and $i_{1}$ continues decreasing, as shown in Figure 3.10. $\Phi_{\mathrm{p}}$ is decreasing as well. In this state, half of the switches can only realize QZVS. The absolute values of $i_{0}$ and $i_{1}$ are the same. $\Phi_{p}$ is shown in (3-5).

$$
\left\{\begin{array}{c}
\phi_{p}=\frac{n V_{o}(1+\phi)}{V_{i n}}  \tag{3-5}\\
\phi_{s}=1+\phi \\
P=\frac{\left(V_{i n}-n V_{o}\right)(1+\phi)+\phi V_{i n}}{4 L_{s} f_{s} V_{i n}} \cdot(1+\phi) n^{2} V_{o}^{2}
\end{array} .\right.
$$

When $\Phi$ is equal to $0,(3-4)$ and (3-5) indicate the power in State 2 is equal to the power in State 1, which means $\Phi=0$ is the boundary condition between State 2 and State 1. In State 1, with $\Phi$ decreasing, the power also decreases. In (3-5), even when $\Phi$ turns


Figure 3.9. Switching waveform of state2 (DPS): (a) design waveform; (b) experiment waveform @ input voltage 700 V , output voltage 200 and 8 kW .


Figure 3.10. Switching waveform of state1(DPS): (a) simulation waveform; (b) experiment waveform @ input voltage 700 V , output voltage 200 and 4 kW .
negative, power can still be positive.
State 0 : When the absolute values of $i_{0}$ and $i_{1}$ are equal to $I_{r}$, TPS can take over. There will be an inner phase shift on both sides. $i_{0}$ is fixed at $I_{r}$. $i_{1}$ is fixed at $-I_{r}$. The primary and secondary side switches can all realize ZVS. All the phase shifts in Figure 3.11 are presented in (3-6).

Relationships between transformer current and different time intervals are shown in (3-7).

$$
\begin{gather*}
\left\{\begin{array}{l}
\phi=\frac{t_{0}-t_{2}}{T_{s} / 2} \\
\phi_{p}=\frac{t_{3}-t_{2}}{T_{s} / 2} \\
\phi_{s}=\frac{t_{5}-t_{2}}{T_{s} / 2}
\end{array}\right.  \tag{3-6}\\
\left\{\begin{array}{c}
2 I_{r}=\frac{n V_{o}}{2 L_{s} f_{s}} \frac{t_{2}-t_{1}}{T_{s} / 2} \\
\frac{V_{i n}-n V_{o}}{2 L_{s} f_{s}} \frac{t_{3}-t_{2}}{T_{s} / 2}=\frac{n V_{o}}{2 L_{s} f_{s}} \frac{t_{4}-t_{3}}{T_{s} / 2} \\
t_{5}-t_{1}=T_{s} / 2
\end{array}\right. \tag{3-7}
\end{gather*}
$$

Based on (3-6) and (3-7), the primary side inner phase shift and secondary side phase shift are

$$
\left\{\begin{array}{c}
\phi_{p}=\frac{n V_{o}(1+\phi)}{V_{i n}}  \tag{3-8}\\
\phi_{s}=1-\frac{4 L_{s} f_{s} I_{r}}{n V_{o}} \\
P=\left(\frac{\left(V_{i n}-n V_{o}\right)(1+\phi) n V_{o}}{4 L_{s} f_{s} V_{i n}}-I_{r}\right)(1+\phi) n V_{o}
\end{array} .\right.
$$



Figure 3.11. Switching waveform of state0 (TPS): (a) simulation waveform; (b) experimental waveform @ input voltage 700 V , output voltage 200 and 1 kW .

The phase shifts under no-load conditions can be estimated by using the power equation in (3-8).

### 3.3.2 Switching modes when $\mathbf{V}_{\text {in }}<\mathbf{n V}_{\mathbf{o}}$

Once the reflected battery voltage is greater than the DC-link voltage, the peak current will appear when secondary-side switches turn off. Note that the current shown in the figures is the primary-side current. The secondary-side switching-off current should be n times larger. Figure 3.12 describes SPS control.

State 5: When the power is lower, DPS takes over to secure ZVS which introduces $\Phi_{\text {s }}$. The leakage inductance current $i_{0}$ is fixed at $I_{r}$ to maintain the primary-side ZVS and $i_{1}$ begins to decrease, as shown in Figure 3.13. With fixed $\mathrm{i}_{0}, \Phi_{\mathrm{s}}$ in (3-9) can be derived based on $\Phi$, as shown below. Note that even though (3-9) is complicated, $\Phi$ and power change monotonously in a certain range.

$$
\left\{\begin{array}{c}
\phi_{p}=1  \tag{3-9}\\
\phi_{s}=\frac{4 L_{s} f_{s} I_{r}-V_{i n}}{n V_{o}}+2-\phi \\
P=\phi n V_{o} I_{r}-\frac{\phi^{2} n V_{o}\left(V_{i n}-n V_{o}\right)}{4 L_{s} f_{s}}+n V_{o}\left(I_{r}-\frac{\left(V_{i n}-n V_{o}\right) x}{4 L_{s} f_{s}}\right) x \\
x=\frac{V_{i n}-4 L_{s} f_{s} I_{r}}{n V_{o}}+\phi
\end{array} .\right.
$$

State 6: When $i_{1}$ decreases to $I_{r}, i_{0}$ begins to increase, as shown in Figure 3.14 until they are both equal to 0 when $\Phi=0$. In this state, half of the primary-side and secondary-side switches can realize QZVS. The absolute values of $i_{0}$ and $i_{1}$ are the same. By assuming $i_{0}$ is equal to $-i_{1}$, the value of $i_{0}$ and $i_{1}$ can be derived based on $\Phi$. Then the primary-side


Figure 3.12. Switching waveform of state4, SPS: (a) simulation waveform; (b) experimental waveform @ input voltage 700 V , output voltage 450 V , and 20 kW .


Figure 3.13. Switching waveform of state5, DPS: (a) simulation waveform; (b) experimental waveform @ input voltage 700 V , output voltage 450 V and 17 kW .


Figure 3.14. Switching waveform of state6, DPS: (a) simulation waveform; (b) experimental waveform @ input voltage 700 V , output voltage 450 V , and 12.6 kW .
inner phase shift $\Phi_{\mathrm{s}}$ can be derived in (3-10) for the symmetry of the transformer current.

$$
\left\{\begin{array}{c}
\phi_{p}=1  \tag{3-10}\\
\phi_{s}=2-\frac{V_{i n}(1-\phi)}{n V_{o}} \\
P=\frac{\left(V_{i n}-n V_{o}\right) \phi n V_{0}+V_{i n}(1-\phi)\left(n V_{o}-V_{i n}\right)}{4 L_{s} f_{s} n V_{o}}(1-\phi) V_{i n}
\end{array} .\right.
$$

State 7: $\mathrm{i}_{0}$ continues increasing with $\mathrm{i}_{1}$ decreasing, as shown in Figure 3.15. Their absolute values are still the same. Half of the switches can realize QZVS. The derivation of $\mathrm{i}_{0}, \mathrm{i}_{1}$, and $\Phi_{\mathrm{s}}$ is shown in (3-11).

$$
\left\{\begin{array}{c}
\phi_{p}=1  \tag{3-11}\\
\phi_{s}=\frac{n V_{o}(2+\phi)-V_{i n}(1+\phi)}{n V_{o}} \\
P=\frac{(2 \phi+1) n V_{o}-(1+\phi) V_{i n}}{4 L_{s} f_{s}} \cdot \frac{(1+\phi) V_{i n}^{2}}{n V_{o}}
\end{array} .\right.
$$

When $\Phi=0$, the power is equal to that in State 7 , which means $\Phi=0$ is the boundary condition between State 6 and State 7. In State 7, $\Phi$ is a negative value, but the power is still positive. Again, note that $\Phi$ is the phase shift between $P_{1}$ and $S_{1}$, not necessarily meaning the phase shift between primary voltage and secondary voltage.

State 8: When the absolute values of $\mathrm{i}_{0}$ and $\mathrm{i}_{1}$ are equal to $\mathrm{I}_{\mathrm{r}}$, TPS can take over. Both are fixed at $\mathrm{I}_{\mathrm{r}} . \Phi_{\mathrm{p}}$ begins to decrease, as shown in Figure 3.16. All switches can realize ZVS. All phase shifts are presented in (3-12).

Relationships between transformer current and different time intervals are shown in (3-13).


Figure 3.15. Switching waveform of state7, DPS: (a) simulation waveform; (b) experimental waveform @ input voltage 700 V , output voltage 450 V , and 4 kW .


Figure 3.16. Switching waveform of state8, TPS: (a) simulation waveform; (b) experimental waveform @ input voltage 700 V , output voltage 450 V and 1.8 kW .

According to (3-12) and (3-13), relationships between the different phase shifts are (3-14).

$$
\begin{gather*}
\left\{\begin{array}{l}
\phi=\frac{t_{2}-t_{0}}{T_{s} / 2} \\
\phi_{p}=\frac{t_{5}-t_{2}}{T_{s} / 2} . \\
\phi_{s}=\frac{t_{7}-t_{2}}{T_{s} / 2}
\end{array}\right.  \tag{3-12}\\
\left\{\begin{array}{c}
2 I_{r}=\frac{V_{i n}}{2 L_{s} f_{s}} \frac{t_{1}-t_{2}}{T_{s} / 2} \\
\frac{V_{i n}}{2 L_{s} f_{s}} \frac{t_{3}-t_{2}}{T_{s} / 2}=\frac{n V_{o}-V_{i n}}{2 L_{s} f_{s}} \frac{t_{4}-t_{3}}{T_{s} / 2} \\
t_{7}-t_{3}=T_{s} / 2
\end{array}\right.  \tag{3-13}\\
\phi_{p}=1+\phi+\frac{4 L_{s} f_{s} I_{r}}{V_{i n}} \\
P=\left(\frac{\left(n V_{o}-V_{i n}\right)(1+\phi) V_{i n}}{4 L_{s} f_{s}}-n V_{o} I_{r}\right) \frac{(1+\phi) V_{i n}}{n V_{o}} \tag{3-14}
\end{gather*} .
$$

In State 8, even at no load condition, ZVS can be realized.
In a summary, at heavy load and light load, all the switches can realize ZVS such as State 0 , State 3, State 4, State 5, and State 8. At the medium load, all switches can only realize QZVS, which still imposes much less electric stress than pure hard switching on. None of the switches turn on when the drain-source current of switches is positive, which is helpful to relieve the stress on the switch gate and prevent the crosstalk between complementary switches.

### 3.4 Boundary Conditions and State Machine

Normally, the minimum ZVS current is related to the voltage across Coss. . The dead time should be long enough to make sure equivalent $\mathrm{C}_{\text {oss }}$ can be fully discharged by the inductor current. The energy-based analysis adopts a variable dead time, in which the dead time is just ended when the parasitic capacitance is fully discharged. However, since the system parameters may change with various influential factors, setting accurate dead time is rather complex. In real practice, a fixed dead time is often used, especially when a larger $\mathrm{I}_{\mathrm{r}}$ to discharge the output capacitance of the switch faster is needed. This means that the ZVS process possibly can be finished before the end of dead time. In Figure 3.17 (b), $P_{1}$ turns on before the current of the inductor increases to 0, i.e., ZVS. In Figure 3.17 (a), either the dead time is the long or the initial absolute value of $i_{0}$ is small. First, $\mathrm{C}_{\text {oss }}$ is fully discharged, resulting in the current flowing through the body diode. Once the inductor current is greater than $0, C_{\text {oss }}$ will be recharged. The switch $P_{1}$ then turns on when $i_{L s}>0$, which means switch $P_{1}$ realizes QZVS. Figure 3.18 shows the experimental result demonstrating the dead-time effect.

In the proposed control strategy, State 0 , State 3 , State 4 , State 5 , and State 8 must fully realize ZVS. The proper boundary conditions must consider this dead-time effect.

First, the dead time will be decided. To realize the ZVS process it must be no less than one-fourth of resonant time based on the minimum ZVS current [60, 141], i.e.,

$$
\begin{equation*}
t_{r \max }=\frac{\pi \sqrt{L_{s} C_{o s s . e q}}}{2} \tag{3-15}
\end{equation*}
$$



Figure 3.17. Long-dead-time effect: (a) with dead-time effect; (b) without dead-time effect.


Figure 3.18. Dead-time effect (experiment).

Also, consider a small margin for the dead time,

$$
\begin{equation*}
t_{d b}=t_{r m a x}+t_{\operatorname{margin}} \tag{3-16}
\end{equation*}
$$

According to the parameters of the switches used in this paper, 230ns is an appropriate value for dead time $t_{d b}$. The boundary current is shown as the purple line in Figure 3.19, which decays to 0 at the end of the dead time. The current $i_{0-1}$ is then the boundary value to avoid the negative impact of the fixed dead time and is composed of resonant current $\Delta i_{r}$ (energy-based ZVS current) and linear changing current $\Delta i l$.

$$
\begin{equation*}
i_{0-1}=\Delta i_{r}+\Delta i_{l}=\Delta i_{r}+\frac{V_{i n}+n V_{o}}{L_{s}}\left(t_{d b}-t_{r}\right) . \tag{3-17}
\end{equation*}
$$

$\Delta i_{r}$ is derived from (1) and $\Delta i_{l}$ is derived from trigonometry in [141, 142]. In Figure 3.19, the inductor voltage $v_{L s}$ is always smaller than $V_{i n}+n V_{o}$, which means $\Delta i_{r}$ is smaller than $\Delta i_{r 1}$, as shown in (3-18)(3-19)(3-20).

$$
\begin{gather*}
L_{s} \frac{d i_{L s}}{d t}<V_{i n}+n V_{o} .  \tag{3-18}\\
\int_{t_{0-1}}^{t_{a}} d i_{L s}<\int_{t_{0-1}}^{t_{a}} \frac{V_{i n}+n V_{o}}{L_{s}} d t .  \tag{3-19}\\
\Delta i_{r}<\frac{V_{i n}+n V_{o}}{L_{s}} t_{r}=\Delta i_{r 1} . \tag{3-20}
\end{gather*}
$$

Combining (3-17) and (3-20),

$$
\begin{equation*}
i_{0-1}<\frac{V_{i n}+n V_{o}}{L_{s}} t_{d b} \tag{3-21}
\end{equation*}
$$

$I_{r 1}$ is a simplified value for $i_{0-1}$, which also has a small margin to avoid the fixed deadtime effect.


Figure 3.19. Setting the boundary current based on dead time.

For the boundary of State 3 and State 4 and the boundary of State 4 and State 5,

$$
\begin{equation*}
I_{r 1}=\frac{\left(V_{i n}+n V_{o}\right) t_{d b}}{L_{s}} \tag{3-22}
\end{equation*}
$$

Note that this is the boundary current for certain operation states. The boundary of State 0 and State 1 is

$$
\begin{equation*}
I_{r 2}=\frac{n V_{o} t_{d b}}{L_{s}} . \tag{3-23}
\end{equation*}
$$

For the boundary of State 7 and State 8, the current is related to the DC-link voltage instead of the battery voltage, i.e.,

$$
\begin{equation*}
I_{r 3}=\frac{V_{i n} t_{d b}}{L_{s}} . \tag{3-24}
\end{equation*}
$$

Based on the analysis above, the charging profile can be divided into 9 parts as shown in Figure 3.20. $I_{r 1}, I_{r 2}$, and $I_{r 3}$ are the minimum current to realize ZVS when using a fixed dead time. Such current is usually slightly larger than the energy-based ZVS current. For the EV battery charger, there will be no abrupt change in the battery voltage. The output power will change rather slowly, making the fast-dynamic response for a battery charger less desired. However, smoothly switching among the nine states above must be addressed. In the proposed control strategy, a state machine is used to help switch from one state to the other, as shown in Figure 3.21. In the last section, the relationship between $\Phi$ and power $(\mathrm{P})$ in each state has been formulated. The phase shift will be used to decide operation conditions (Cd1~10). Boundary conditions represented by $\Phi$ are listed in Table 3.2.


Figure 3.20. Battery charging curve and related operational states.


Figure 3.21. Connections among different states.

Table 3.2. Boundary Conditions.

| \# | Equation | \# | Equation |
| :---: | :---: | :---: | :---: |
| Cd1 | $\phi<\frac{2 L_{s} f_{s} I_{r 1}-n V_{o}+V_{i n}}{2 V_{i n}}$ | Cd10 | $\phi \leq \frac{2 L_{s} f_{s} I_{r 1}+n V_{o}-V_{i n}}{n V_{o}}$ |
| Cd2 | $\phi \geq \frac{2 L_{s} f_{s} I_{r 1}-n V_{o}+V_{i n}}{2 V_{i n}}$ | Cd11 | $\phi<\frac{4 L_{s} f_{s} I_{r 1}}{V_{i n}+n V_{o}}$ |
| Cd3 | $\phi>\frac{4 L_{s} f_{s} I_{r 1}}{V_{i n}+n V_{o}}$ | Cd12 | $\phi \geq \frac{4 L_{s} f_{s} I_{r 1}}{V_{i n}+n V_{o}}$ |
| Cd4 | $\phi \leq \frac{4 L_{s} f_{s} I_{r 1}}{V_{i n}+n V_{o}}$ | Cd13 | $\phi<0$ |
| Cd5 | $\phi<0$ | Cd14 | $\phi \geq 0$ |
| Cd6 | $\phi \geq 0$ | Cd15 | $\phi<-\frac{4 L_{s} f_{s} I_{r 3}}{V_{i n}}$ |
| Cd7 | $\phi \leq-\frac{4 L_{s} f_{s} I_{r 2}}{n V_{o}}$ | Cd16 | $\phi \geq-\frac{4 L_{s} f_{s} I_{r 3}}{V_{i n}}$ |
| Cd8 | $\phi \geq-\frac{4 L_{s} f_{s} I_{r 2}}{n V_{o}}$ | Cd17 | $V_{i n}<n V_{o}$ |
| Cd9 | $\phi<\frac{2 L_{s} f_{s} I_{r 1}+n V_{o}-V_{i n}}{2 n V_{o}}$ | Cd18 | $V_{i n} \geq n V_{o}$ |

Figure 3.22 shows that all three-phase shifts are changing continually within the fullpower range, which means the transition among states is smooth.

### 3.5 Charger Utility Control

### 3.5.1 Pre-charge Mode

For a battery charger, the output capacitors should be pre-charged to the battery voltage before turning on the output relay and beginning the charging cycle. With the proposed control algorithm able to cover all power ranges, the pre-charge process can be realized by the DAB operated at the nearly no-load condition. With the closed-loop voltage control, the reference voltage should gradually increase to the battery voltage. This transition process is shown in Figure 3.23. To simplify the analysis and ensure ZVS performance, when the output voltage is lower than 200 V , ZVS current $I_{r 2}$ is fixed at a constant value to make sure primary side switches can realize ZVS.

The sequence of the pre-charge mode should be State $1,0,1,7$, and 8 , as illustrated in the red line in Figure 3.23. In the very beginning, because the output voltage is 0 while the DC-link voltage is 700 V , the primary-side voltage will be a narrow pulse and the secondary side voltage will be a square waveform, as shown in Figure 3.24. This prevents the leakage inductance current from damaging switches.

### 3.5.2 Grid to Vehicle (G2V) and Vehicle to Grid (V2G) Modes

In the G2V mode, the whole charging process at the DAB stage is: (1) the output capacitors should be pre-charged before connected to the battery; (2) ramping up the output


Figure 3.22
(a)
(b)

Figure 3.22. Different phase shifts vs Power: (a) $V_{o} 200 \mathrm{~V}$; (b) $V_{o} 450 \mathrm{~V}$.


Figure 3.23. Pre-charge process.


Figure 3.24. Switching performance at the beginning of the pre-charge mode.
current and then using a constant current to charge the battery; (3) entering constant power charging process; (4) finishing in constant voltage charging. When the MCU of the charger receives the charging command, the charger should switch to the corresponding charging mode smoothly.

The proposed charging control algorithm is shown in Figure 3.25. Note different operation modes have their own PI controllers with different parameters. To realize transitions smoothly between different operation modes, PI controllers should communicate and share the value of integral with each other in every interrupt period. For instance, in one interrupt period, the charger operates in the CC mode, while in the next period it needs to switch to CP mode. The MCU then assigns the output values of the integrator as

$$
\begin{equation*}
\text { integral }_{\text {power }}=\text { integral }_{\text {volage }}=\text { integral }_{\text {current }} . \tag{3-25}
\end{equation*}
$$

Assume the PI controller tracks the reference current. The error $_{\text {current }}$ is then equal to 0 in the steady-state.

$$
\begin{equation*}
\phi=K_{\text {pcurrent }} \text { error }{ }_{\text {current }}+\text { integral }_{\text {current }} . \tag{3-26}
\end{equation*}
$$

In the next period, the output of the constant-power-mode PI controller needs to be equal to

$$
\begin{equation*}
\phi=K_{p p o w e r} e^{e r r o r} r_{\text {power }}+\text { integral }_{\text {power }} . \tag{3-27}
\end{equation*}
$$

If the reference power is changing continuously, the error $_{\text {power }}$ should be 0 and the phase shifts will be considered the same as the last value.


Figure 3.25. Control algorithm of G2V mode.

The charger can then transition smoothly among different charging modes in real time.
As a part of an energy storage system with bidirectional capability, the DAB-based battery charger should also have the ability to deliver the power back to the grid. Conventional SPS control only uses one phase shift, making G2V and V2G operations totally symmetric. The analysis here shows the operation states of the proposed control strategy are also symmetric, as shown in Figure 3.26.

Here we particularly focus on the transition between V2G and G2V modes, as shown in Figure 3.26. The pink curve is under no-load condition and the absolute values of each switching point are all fixed at $I_{r 2}$. The average current in half switching period is Figure 3.27. Here we define the G 2 V mode as the positive direction of power flow, with the green curve indicating its leakage inductor current. The primary-side phase shift and the phase shift between secondary-side legs are both shrinking during the transition. The primaryside transformer voltage leads the secondary side. The current at $t_{2}$ increases, which means the equivalent current in the half period increases with the positive power. The orange curve shows the light-load V2G mode. Here, the primary-side voltage falls behind the secondary side. The current at $t_{1}$ decreases, which means the average current in the half period decreases, corresponding to a negative power. G2V and V2G modes can naturally switch within one switching period. It is worth pointing out that in the G2V mode, the phase shift between switch $P_{1}$ and $S_{1}$ is the reference. This is decided by the PI controller while other phase shifts are calculated based on it, given that the relation between power and phase shift $\Phi$ is monotonic. In the V2G mode, the phase shift between $P_{3}$ and $S_{3}$ is


Figure 3.26. G2V and V2G modes.


Figure 3.27. Switching modes boundary between G2V and V2G.
then considered as the reference phase shift.

### 3.6 Experimental Verification

To validate the proposed smooth transition discussed above, the constant current load test is shown in Figure 3.28. Based on closed-loop current control, the reference current increases from 0 to 55 A when the output voltage is 200 V . With the power increasing, the switching modes transition from State 0 to State 4, and the transformer peak current also increases gradually. The transition process can be treated as the combination of multiple steady-state tests. Both the transformer peak current and output voltage indicate smooth transitions.

Also, a $10 \Omega$ resistive load test is adopted to validate the smooth transition between different modulation strategies, which is shown in Figure 3.29. The voltage closed-loop control is used to make sure the output voltage increases linearly. The modulation strategies start with DPS control. When the reflected output voltage is lower than the input voltage, with the increase of the output voltage, the switching modes transition from State 1 to State 2. Then, when the reflected output voltage is higher than the input voltage, the switching modes transition from State 2 to State 6 . The transition process from 0 V to 450 V is then realized seamlessly.

The pre-charge experiment is shown in Figure 3.30. With the closed-loop voltage control, the reference of the output voltage increases gradually. Here, the transformer current reflects different switching modes. At the beginning of the pre-charge process, the current increases from 0 in State 1 . Once switched to State 0 , the transformer peak current should


Figure 3.28. 200V constant voltage source load to validate the smooth transitions between different modulation strategies.


Figure $3.2910 \Omega$ resistive load to validate the smooth transition between different modulation strategies.


Figure 3.30. Pre-charge mode with zoom-in waveforms.
be equal to $I_{r 1}$. The next state is State 1 and the maximum current decreases. There is a small oscillation when the output voltage is $\sim 350 \mathrm{~V}$, i.e., half of the DC-link voltage. Around that point, the current is close to zero with the DAB entering the SPS control. Note such a small oscillation does not influence the pre-charge process or bring any inrush current. When switched to State 7, the maximum transformer current increases quickly until reaching State 8, when the maximum current is equal to $I_{r 2}$. In the pre-charge mode, the transition process is smooth even going through several states. With the current closedloop control, the reference current is 0 and the output voltage increases gradually.

In Figure 3.31Figure 3.32, a transition test between V2G and G2V modes at 200 V is provided. The discharging current from -10A decreases to 0 and the charging current increases from 0 to 10A gradually.

To verify the smooth transition between different operational modes, the experiment is carried out under a lower voltage and current rating in Figure 3.32. The load comprises a resistor and a voltage source. The DAB converter and the output voltage provide the energy to the resistor at the same time. At first, under the current control mode, the output current increases linearly. When switched to the voltage control mode, the output voltage source is slightly higher than the reference voltage, making the output current decrease. Finally, after switching back to the current control, even if the output voltage source changes the voltage, the DAB converter can still keep the output current.

### 3.7 Conclusion

Considering the cost of the EV charger, the most affordable SiC MOSFETs are used,


Figure 3.31. Transition test between V2G and G2V from -10A to +10A with zoom-in waveforms.

(a)


Figure 3.32. Transition between current control mode and voltage control mode: (a) overall waveform; (b) transition from current control mode to voltage control mode; (c) transition from voltage control mode to current control mode.
which however are more sensitive to the crosstalk, increasing the need for ZVS operation to avoid the shoot through. This chapter is pertinent to the real operating conditions of a battery charger and includes the tests of several transition processes to verify the practicability of the proposed MPS modulation. Such control provides a significant payback, i.e., using the most affordable SiC for the hardware and enhancing the reliability with the software control, promoting the SiC and DAB application in EV chargers, and addressing their challenges at the system level.

In this chapter, with a DAB-based 20 kW off-board battery charger, the operation can be further divided into 8 states by using MPS modulation to secure better performance of the DAB converter. By utilizing DPS control and TPS control, DAB can realize ZVS even at zero loads when the input voltage and the output voltage are not matched. By applying inner phase shift into primary-side and secondary-side H-bridges, there are more control freedoms, and the power transfer could be more flexible. The boundary conditions and smooth transition between different modulation strategies are validated through the experiments.

## Chapter 4 COMPLETE ZERO-VOLTAGE-SWITCHING ANALYSIS IN DUAL

## ACTIVE BRIDGE

To secure ZVS for all eight switches in DAB, previous literature mostly focuses on halfbridge to analyze switching transitions, which, however, is rather incomplete due to ignoring the impact of modulations strategies and cannot fulfill all circumstances. For example, in the last chapter, for each switch, the required ZVS current is different in different modulation strategies. In this chapter, the whole H -bridge is used as a unit to analyze the ZVS transient process, addressing the ZVS setting in different modulation strategies [143]. To analyze the detailed ZVS process during dead time, an H-bridge circuit is extracted out of DAB as shown in Figure 4.1, where $\mathrm{V}_{\text {in }}$ is the input voltage source and $\mathrm{V}_{\mathrm{s}}$ is the reflected secondary-side voltage, which can be $+\mathrm{nV} \mathrm{V}_{\mathrm{o}},-\mathrm{n} \mathrm{V}_{\mathrm{o}}$, or 0 according to the secondary side modulation. Because of the symmetry of DAB structure, analyzing one side, say primary-side H -bridge is sufficient. The minimal initial inductor energy to complete the ZVS process is also quantified, which in return can reduce the transformer current thereby enhancing the efficiency. Furthermore, the accurate ZVS transition time is derived by incorporating the non-linearity of switch output capacitance, which can be further used to set the dead time.

### 4.1 Non-linear Capacitance of Switches

The ZVS process of one leg is shown in Figure 4.2 (a). In the transition process, Coss of complementary switches gets charged and discharged simultaneously. The energy exchange during ZVS realization happens between the inductor, $\mathrm{C}_{\text {oss }}$, input voltage source


Figure 4.1. Simplified circuit for ZVS analysis based on H-bridge.


Figure 4.2. Characteristics of nonlinear output capacitance in one bridge leg: (a) ZVS transition; (b) $\mathrm{C}_{\text {oss }}$; (c) $E_{\text {oss }} ;$ (d) $Q_{\text {oss }}$.
$\mathrm{V}_{\text {in }}$ and reflected output voltage source $\mathrm{V}_{\mathrm{s}}$. To quantify such exchanged energy accurately, the charge flowing through the inductor, the voltage sources, and the charge remaining in Coss all need to be mathematically formulated.

Curve fitting is usually used by referring to data points from the switch datasheet. For instance, Figure 4.2 (b) shows Coss created by the interpolant method using the original data points from the datasheet of SCT3030KL [144].

The $\mathrm{E}_{\text {oss }}$ curve is then calculated based on the $\mathrm{C}_{\text {oss }}$ curve, as shown in Figure 4.2 (c), which is compared with the data imported from the datasheet. This then allows us to calculate the stored energy of one leg in the ZVS process within the range of the 800 V input voltage, as shown in the orange curve.

The charge stored in Coss is shown by the blue curve in Figure 4.2 (d), which is calculated based on the $\mathrm{C}_{\text {oss }}$ curve. Note x -axis is $\mathrm{V}_{\mathrm{ds}}$ of the bottom switch $\mathrm{P}_{2}$. The charge flowing out/in the bridge middle point is the red curve in Figure 4.2 (d), which is the sum of the charge flowing through two switches. The difference between charges flowing through two switches is the purple curve. The data presented in Figure 4.2 (c) and (d) will then be utilized to estimate the ZVS process in the following sections.

Switch $\mathrm{P}_{2}$ will be used as an example to analyze the ZVS process in different conditions. If the parasitic capacitance between drain and source is comparable with Coss, $^{\text {, it should be }}$ included when fitting the curve to ensure an accurate estimation.

### 4.2 Circuit Patterns

### 4.2.1 Modulation without Inner Phase Shift

Considering the primary H -bridge without inner phase shift, $\mathrm{P}_{1}$ and $\mathrm{P}_{4}$ switch on and off at the same time. In this case, $\mathrm{C}_{\text {oss }}$ of $\mathrm{P}_{1}$ and $\mathrm{P}_{4}$ are charged or discharged simultaneously with the same $\mathrm{V}_{\mathrm{ds}}$ value. The input and output voltage sources, four switch capacitances, and the inductance all participate in the resonant process. However, the existing half-bridge analysis cannot describe the true resonant loop, leading to inaccurate calculation of minimal inductor energy. Figure 4.3 (a) illustrates the real ZVS transient process with the control scheme shown in Figure 4.3 (c)~(d). Time intervals in the shadow represent the transient in Figure 4.3 (a). The current flowing through switches is shown in Figure 4.3 (b).

Such a ZVS transient process happens when $P_{1} \& P_{4}$ are switched off while $P_{2} \& P_{3}$ are not on yet. In the beginning, the current flows out of the input voltage source, and $\mathrm{V}_{\text {in }}$ supplies the power for the ZVS process. But the polarity of the current is gradually reversed, indicating $\mathrm{V}_{\text {in }}$ begins to consume energy. Actually, the power supplied or dissipated by the input voltage source is 0 , though such input voltage source influences the ZVS transition time, as derived below. Assuming the voltage across the output capacitance of $\mathrm{P}_{1}$ is v , the relationship between the capacitance voltage and inductor current is shown in (4-1)(4-2).

$$
\left\{\begin{array}{c}
V_{i n}=V_{C 1}(t)+V_{C 2}(t)  \tag{4-1}\\
v=V_{C 1}(t)
\end{array}\right.
$$



Figure 4.3. H-bridge ZVS transient process without the inner phase shift: (a) transient process; (b) transient process waveforms; (c) for SPS; (d) for DPS.

To get the power consumed by the voltage source in the circuit, the charge flowing through the inductor and DC source in the transient process is needed, which is

$$
\left\{\begin{array}{c}
i_{i n}(v)=i_{C 1}(v)-i_{C 2}\left(V_{i n}-v\right)  \tag{4-2}\\
i_{L}(v)=i_{C 1}(v)+i_{C 2}\left(V_{i n}-v\right) \\
i_{C 1}(v)=C_{1}(v) \frac{d v}{d t} \\
i_{C 2}(v)=-C_{2}\left(V_{i n}-v\right) \frac{d\left(V_{i n}-v\right)}{d t}
\end{array}\right.
$$

To get the power consumed by the voltage source in the circuit, the charge flowing through the inductor and DC source in the transient process is needed, which is

$$
\left\{\begin{array}{l}
Q_{i_{L}}(v)=\int_{0}^{v}\left(C_{1}(v)+C_{2}\left(V_{i n}-v\right)\right) d v  \tag{4-3}\\
Q_{i_{i n}}(v)=\int_{0}^{v}\left(C_{1}(v)-C_{2}\left(V_{i n}-v\right)\right) d v
\end{array}\right.
$$

So the energy dissipated in the input and the output voltage sources in the transient process is

$$
\begin{equation*}
E_{d i s s}(v)=-Q_{i_{i n}}(v) V_{i n}+Q_{i_{L}}(v) V_{s} \tag{4-4}
\end{equation*}
$$

The total initial energy stored in the inductor and H -bridge is

$$
\begin{equation*}
E_{\text {init }}=\frac{1}{2} L i_{L}^{2}(0)+2 E_{\text {oss bri }}(0) . \tag{4-5}
\end{equation*}
$$

The remained energy in the H -bridge and inductor at the end of ZVS is

$$
\begin{equation*}
E(v)=\frac{1}{2} L i_{L}^{2}(v)+2 E_{\text {oss.bri }}(v)=E_{\text {init }}-E_{d i s s}(v) \tag{4-6}
\end{equation*}
$$

Combining (4-4) ~(4-6), the inductor current can be derived based on the certain voltage, which is

$$
\begin{equation*}
i_{L}(v)=\sqrt{i_{L}^{2}(0)+\frac{2}{L}\left(2 E_{\text {oss.bri }}(0)-2 E_{\text {oss.bri }}(v)-Q_{i_{L}}(v) V_{s}+Q_{i_{i n}}(v) V_{i n}\right)} . \tag{4-7}
\end{equation*}
$$

For the ZVS transition time, we need to simplify (4-1)~ (4-2) to get the relationship between v and inductor current as

$$
\begin{equation*}
\frac{\left(C_{1}(v)+C_{2}\left(V_{i n}-v\right)\right) d v}{i_{L}(v)}=d t \tag{4-8}
\end{equation*}
$$

Based on this (4-7), the inductor current can also be expressed as a function of $v$. In the transient process, the output capacitance of $\mathrm{P}_{1}$ is charged. So v increases from 0 to $\mathrm{V}_{\mathrm{in}}$, and the transition time increases from 0 to tzvs. Then,

$$
\begin{equation*}
t_{Z V S}=\int_{0}^{t_{Z V s}} d t=\int_{0}^{V_{i n}} \frac{\left(C_{1}(v)+C_{2}\left(V_{i n}-v\right)\right)}{i_{L}(v)} d v \tag{4-9}
\end{equation*}
$$

In the whole transient process, the charge flowing through $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ are the same. According to (4-3), the total charge flows through the input voltage source is 0 , as shown in (4-10).

$$
\left\{\begin{array}{c}
\int_{0}^{V_{i n}} Q_{i n}(v) d v=0  \tag{4-10}\\
E_{\text {oss.bri }}(0)=E_{\text {oss.bri }}\left(V_{i n}\right)
\end{array}\right.
$$

Thus, the only energy exchange in the whole ZVS process without an inner phase happens between the inductor and the output voltage source. To complete the ZVS transient process, the minimum inductor energy is

$$
\begin{equation*}
\frac{1}{2} L i_{L}^{2}(0) \geq 2 Q_{\text {oss }}\left(V_{i n}\right) V_{s} \tag{4-11}
\end{equation*}
$$

If a half-bridge is used to analyze the transient process, the input voltage source may also dissipate or supply power, which results in overestimation or underestimation of the required energy. To accurately estimate the ZVS transition time, the instantaneous capacitance of the H -bridge instead of a constant equivalent capacitance should be considered, along with the interaction with the input voltage source, even though $\mathrm{V}_{\text {in }}$ does not contribute any energy.

### 4.2.2 Modulation with Inner Phase Shift

When the voltage gain is far away from 1 or at light load, DAB can lose ZVS easily. Many modulation strategies [2,3] adopt the inner phase shift to extend the ZVS range, such as DPS, TPS, and MPS. These modulation strategies yield a three-level waveform with different ZVS settings. In this case, only two switch output capacitances participate in the resonant process. A switch in the other leg provides the bypass for the inductor current, which makes the current flowing through the input and the output voltage sources different. The resonant loop with inner phase shift is different from the loop discussed in Chapter III.

In Figure 4.4 (a) and (c), the ZVS transient processes for the lower switch $\mathrm{P}_{2}$ happen with an inner phase shift added at the primary side. Figure 4.4 (e) and (f) show the related waveforms. Figure 4.4 (a) corresponds to $t=t_{2}$ in Figure 4.4 (e) and (f). Figure 4.4 (c) is for $t_{=} t_{3}$ in Figure 4.4 (e) and $t=t_{4}$ in Figure 4.4 (f). In Figure 4.4 (a), the current flowing through the input voltage source is the same as the charging current of $\mathrm{C}_{1}$.

$$
\begin{equation*}
Q_{i n}(v)=\int_{0}^{v} C_{1}(v) d v \tag{4-12}
\end{equation*}
$$



Figure 4.4. H-bridge ZVS transient process with inner phase shift: (a) transient process; (b) transient process waveform; (c) implementation in SPS; (d) implementation in DPS; (e) and (f) examples for DPS.

Different from the SPS control where all four switch capacitances are involved, here only two capacitances in one leg participate in the transient. The relationship between the inductor current and the voltage across $P_{1}$ is

$$
\begin{equation*}
i_{L}(v)=\sqrt{i_{L}^{2}(0)+\frac{2}{L}\left(E_{\text {oss.bri }}(0)-E_{\text {oss.bri }}(v)-Q_{i_{L}}(v) V_{s}+Q_{i_{i n}}(v) V_{i n}\right)} . \tag{4-13}
\end{equation*}
$$

(4-9) can still be used to estimate the time interval to realize ZVS. But from the energy point of view, the input voltage source supplies the energy, and the output voltage source consumes the energy. In this case, the minimal energy stored in the inductor to complete the ZVS transient process is

$$
\begin{equation*}
\frac{1}{2} L i_{L}^{2}(0) \geq 2 Q_{o s s}\left(V_{i n}\right) V_{s}-Q_{o s s}\left(V_{i n}\right) V_{i n} \tag{4-14}
\end{equation*}
$$

For the transient process shown in Figure 4.4 (c), the charge flowing through the input voltage source is

$$
\begin{equation*}
Q_{i n}(v)=-\int_{0}^{v} C_{2}\left(V_{i n}-v\right) d v \tag{4-15}
\end{equation*}
$$

In this circumstance, the input and output voltage sources both consume the energy from the inductor. So the minimal inductor energy to ensure ZVS is

$$
\begin{equation*}
\frac{1}{2} L i_{L}^{2}(0) \geq 2 Q_{o s s}\left(V_{i n}\right) V_{s}+Q_{o s s}\left(V_{i n}\right) V_{i n} \tag{4-16}
\end{equation*}
$$

where $\mathrm{V}_{\mathrm{s}}$ can be positive, zero, or negative, depending on modulation strategies at the transformer secondary side.

In a summary, compared to the situation without inner phase shift, the input voltage source affects not only the ZVS transition time but also the minimum required initial 119
energy stored in the inductor. For different combinations of switching actions, $\mathrm{V}_{\text {in }}$ can dissipate or supply energy, which should be given full consideration in different modulation strategies. $\mathrm{V}_{\mathrm{s}}$ still influences the ZVS process as discussed in Chapter III.

### 4.3 Simulation in MATLAB

To verify the resonance process described in the last section, the simulation model in MATLAB is built up, which is shown in Figure 4.5. The unit to analyze ZVS realization for primary-side switches contains H-bridge, reflected output voltage, and input voltage in Figure 4.5 (a). The switch model is replaced with the voltage-dependent capacitance which is used to represent the switch $\mathrm{C}_{\text {oss }}$ in Figure 4.5 (b). By adjusting the initial state of different capacitors, the resonance process during ZVS transient can be emulated.

The simulation result is carried out to verify the ZVS transition when there is no inner phase shift in Figure 4.6. The input voltage is set at 700 V , and the reflected output voltage is set at 400 V and 500 V , respectively in Figure 4.6 (a) and (b). To realize ZVS for $\mathrm{P}_{2}$ and $P_{3}$, the initial inductor current is -5 A and -8 A .

Based on the simulation result, if the reflected output voltage is 0 , the ZVS transition does not deplete any energy in the inductor. If the reflected output voltage is positive, it even provides the energy to the inductor to accelerate the resonance process. However, if the reflected output voltage is negative, it consumes the energy of the inductor. To complete the resonance process, there are requirements for the minimum initial inductor current. The result of estimation is matched with the simulation result, which verifies the accuracy of the derivation in the last section.


Figure 4.5. Simulink model of primary-side H-bridge in DAB.


Figure 4.6. Simulation and estimation result of ZVS transition without inner phase shift: (a) $\pm 400 \mathrm{~V}$ reflected output voltage; (b) $\pm 500 \mathrm{~V}$ reflected output voltage.

The transition time in the simulation and the result from equation derivation are shown in Table 4.1 and Table 4.2. The result from the ideal simulation is nearly the same as the calculation result.

### 4.4 Experiment Verification

To verify the ZVS transient process formulated above, an H-bridge prototype shown in Figure 4.7 has been built. The parameters are shown in Table 4.3 . The reflected secondary side voltage is replaced with a DC power supply. $\mathrm{V}_{\mathrm{ds}}$ of the bottom switch $\mathrm{P}_{2}$ and the inductor current is measured, which can indicate the energy exchange during the switching transient. Figure 4.8 shows an exemplary experimental waveform. Based on the measurement data, an I-V curve is plotted with ZVS transition time calculated. Such an experimental I-V curve is then compared with the estimated curve to verify the energy exchange in the proposed analysis. The estimated and experimental ZVS transition times are listed in Table 4.4, which shows a good match.

Figure 4.9 shows the experimental results of the ZVS transient process based on the modulation without inner phase shift at the primary side. The input voltage, output voltage, and the initial inductor current are provided in the corresponding figures. All the calculated $\mathrm{I}-\mathrm{V}$ curves are overlapped with experimental results. When output voltage $\mathrm{V}_{\mathrm{s}}=0$, there is no energy dissipated in the transient process, i.e., initial and final inductor current values remain nearly the same. For the modulation with inner phase shift, Figure 4.10 shows the test results related to Figure 4.4 (a). Here $\mathrm{V}_{\text {in }}$ supplies the energy to help complete the ZVS process, resulting in the increment of $i_{\mathrm{L}}$. Test results are consistent with the estimation.

Table 4.1. ZVS Transition time in Figure 4.6 (a).

| $\mathrm{V}_{\mathrm{s}}$ | Simulation time | Estimation time |
| :---: | :---: | :---: |
| -400 V | 59.5 ns | 59.4 ns |
| 0 | 51.9 ns | 52 ns |
| 400 V | 47.4 ns | 47.2 ns |

Table 4.2. ZVS Transition time in Figure 4.6 (b).

| $\mathrm{V}_{\mathrm{s}}$ | Simulation time | Estimation time |
| :---: | :---: | :---: |
| -400 V | 59.5 ns | 59.4 ns |
| 0 | 51.9 ns | 52 ns |
| 400 V | 47.4 ns | 47.2 ns |

Table 4.3. Prototype Setup

| Name | Value | Name | Value |
| :---: | :---: | :---: | :---: |
| Switch | SCT3030KL | Inductor | $20 \mu \mathrm{H}$ |
| Scope | MDO4104C | Voltage probe | TPP0805 |
| Current probe | TCP0030 |  |  |

Table 4.4. Transition time comparison

| $(\mathrm{ns})$ \# | 1 | 2 | 3 | 4 | 5 | 6 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Estimation | 70.5 | 121.3 | 65.2 | 76.1 | 67.23 | 66.62 |
| Experiment | 71.4 | 118.3 | 65.8 | 77.8 | 69.6 | 71 |



Figure 4.7. H-bridge prototype.


Figure 4.8. Example of the switching waveform.


Figure 4.9. I-V curve comparison based on the modulation without inner phase shift $@\left[\mathrm{~V}_{\mathrm{in}}, \mathrm{V}_{\mathrm{s}}, \mathrm{i}_{\mathrm{L}}(0)\right]$.


Figure 4.10. I-V curve comparison based on the modulation with inner phase shift-lower switch ZVS @

$$
\left[\mathrm{V}_{\mathrm{in}}, \mathrm{~V}_{\mathrm{s}}, \mathrm{i}_{\mathrm{L}}(0)\right] .
$$

The test results shown in Figure 4.11 correspond to Figure 4.4 (c). In this case, $\mathrm{C}_{\text {oss }}$ of $\mathrm{P}_{2}$ is also discharged in the transient process, and $\mathrm{V}_{\text {in }}$ consumes energy. According to the figure below, the estimated and experimental I-V curves are still well aligned.

### 4.5 Comparison between Existing ZVS Current Requirement

Based on the analysis in the previous section, the minimum initial inductor current depends on the different modulation strategies, which are categorized in Table 4.5. An example of detailed values based on $V_{\text {in }}=600 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{s}}=400 \mathrm{~V}$ in different circumstances is also shown in the table. It is observed that the calculations in references based on a single half-bridge are not accurate. The comparisons of minimum initial current to fully realize ZVS within a certain input and output voltage range are shown in Figure 4.12. The previous ZVS analysis cannot fulfill all circumstances, which can cause either underestimation or overestimation of ZVS current settings and dead time.

### 4.6 Conclusion

For DAB converters, previous literature does not consider the influence of modulation strategies, which can alter the resonant loop in ZVS transitions. The simple half-bridge model used in existing literature cannot cover all cases. In this chapter, three basic ZVS resonant loops based on the H -bridge model with different minimal initial inductor energy to fully realize ZVS are proposed, as the main contribution. The accuracy of the proposed analysis is verified experimentally. The comparison of I-V curves can be used to comprehend the energy exchange in the transient process, which helps to further verify the


Figure 4.11. I-V curve comparison based on the modulation without inner phase shift-upper switch ZVS @

$$
\left[\mathrm{V}_{\mathrm{in}}, \mathrm{~V}_{\mathrm{s}}, \mathrm{i}_{\mathrm{L}}(0)\right] .
$$



Figure 4.12. Comparison of minimal initial inductor current: (a) Without inner phase shift; (b) With inner phase shift 1 ; (c) With inner phase shift 2.

Table 4.5. Comparison of minimum initial inductor energy

| Modulation | Minimum initial inductor current <br> Equation | Value |
| :---: | :---: | :---: |
| Without inner phase shift | $\frac{1}{2} L i_{L}^{2}(0) \geq 2 Q_{\text {oss }}\left(V_{\text {in }}\right) V_{s}$ | $110.86 \mu \mathrm{~J}$ |
| With inner phase shift 1 | $\frac{1}{2} L i_{L}^{2}(0) \geq 2 Q_{\text {oss }}\left(V_{\text {in }}\right) V_{s}-Q_{\text {oss }}\left(V_{\text {in }}\right) V_{\text {in }}$ | $29.52 \mu \mathrm{~J}$ |
| With inner phase shift 2 | $\frac{1}{2} L i_{L}^{2}(0) \geq 2 Q_{\text {oss }}\left(V_{\text {in }}\right) V_{s}+Q_{\text {oss }}\left(V_{\text {in }}\right) V_{\text {in }}$ | $192.21 \mu \mathrm{~J}$ |
| Reference [1] | $\frac{1}{2} L i_{L}^{2}(0) \geq 2 C V_{\text {in }} n V_{o}$ | $59.66 \mu \mathrm{~J}$ |
| Reference [8] | $\frac{1}{2} L i_{L}^{2}(0) \geq Q_{\text {oss }}\left(V_{\text {in }}\right) V_{\text {in }}$ | $83.15 \mu \mathrm{~J}$ |

proposed minimal initial inductor energy. Based on this, considering the non-linearity of switch output capacitance, this paper accurately derives the ZVS transition time by utilizing the $\mathrm{C}_{\text {oss }}$ curve from the datasheet. The proposed calculation of minimal initial inductor energy and the transition time can be accurate references to set ZVS current and dead time in real converter applications.

## Chapter 5 ANALYTICAL COMMON-MODE VOLTAGE MODEL IN DUAL ACTIVE

## BRIDGE

The MPS modulation strategies of DAB have been proposed to optimize the efficiency, eliminate the reactive power, and release the current stress. While the previous literature focuses on the accurate loss model in steady states or small-signal analysis for the dynamic response, the CM model has been largely ignored. So, in this chapter, the analytical model of CMV is proposed for DAB, which considers the CM parasitic capacitances including those of grounded heatsink and transformer windings. Based on such a model, the CM performance is compared among different modulation strategies [145]. The impact of two H-bridge on the input and output CMV has been addressed.

### 5.1 Consideration of Parasitic Capacitance in DAB Common-mode Analysis

### 5.1.1 Parasitic Capacitor in Grounded Heatsink

In the DAB converter, switching actions at H -bridge generate high-frequency voltage pulses, which act as CMV sources. The parasitic capacitance then provides the commonmode path. In this section, the parasitic capacitance at different positions will be discussed. For the majority of discrete devices, thermal pads are not only for heat dissipation but also connected to drain or source of switches. In a cooling system, thermal interface materials (TIMs) are inserted between the thermal pad and heatsink, which has a high dielectric constant. The TIM should also be as thin as possible aiming at low thermal resistance, which then introduces the capacitance between $\mathrm{D} / \mathrm{S}$ and the heatsink. The heatsink can be connected to the converter case, which is usually for safety concerns. In
some designs, the enclosure can be directly used as the heatsink, which makes the overall parasitic capacitance between the switch thermal pad and ground considerable. Two WBG devices are shown in Figure 5.1. TO-247 is a commonly used package for SiC power MOSFETs, as shown in Figure 5.1 (a). The thermal pads are connected to the drain of the device, yielding an equivalent parasitic capacitance between drain and ground, as shown in Figure 5.1 (b). In Figure 5.1 (c), a top-cooled GaN device has the thermal pad connected to the source of the device, yielding the equivalent capacitance between the source and ground.

### 5.1.2 Common-mode Capacitance in Transformer

In the DAB converter, between two H -bridges is a high-frequency transformer for the galvanic isolation, power transfer, and voltage gain, which, however, also provides the path for the CMC between the primary and secondary sides. Assuming the parasitic capacitance is distributed evenly between the primary and secondary windings, as shown in Figure 5.2 (a) [146], we then can simplify the transformer model like Figure 5.2 (b) [147, 148].

Here four equivalent capacitances are employed. The capacitance of primary-side winding or secondary-side winding is for the DM only. The capacitance between the primary side and secondary side is CM capacitance. It acts as a "bridge" to couple the CM loops on both sides. In addition, if the parasitic capacitance between PCB polygon and ground is large enough, it can also provide the CMC path.


Figure 5.1. Equivalent parasitic capacitance of different switches to heatsink: (a) TO-247 package switch; (b) the equivalent capacitor to ground in TO-247 package [149]; (c) GS66508T [150]; (d) the equivalent capacitor to ground of GS66508T.


Figure 5.2. Transformer considering parasites in the CM analysis: (a) the distribution of the parasitic capacitance between the primary side and secondary side of the transformer: (b) the transformer model with parasitic capacitances.

### 5.2 General Common-mode Parasitic Capacitance in DAB

In CM discussion, the frequency domain analysis is mainly based on the spectrum from kilo-Hz to mega-Hz. In this frequency domain, the impedance of the DC-link capacitor is quite small, which can be regarded as short-circuit in CM loops. Hence in the DAB converter, there are six networks formed by active switches and transformers, which include primary-side DC-link, secondary-side DC-link, and four mid-points of phase legs, as shown in Figure 5.3. Also, the equivalent parasitic capacitance, $\mathrm{C}_{\mathrm{i} \#}$, and $\mathrm{C}_{\mathrm{o} \#}$, in the input source and load are considered to form CM loops in DAB. The CMV across $\mathrm{C}_{\mathrm{i} \#}$ and $\mathrm{C}_{\mathrm{o} \text { \# }}$ can represent the influence of the DAB converter on input source and load. When testing the prototype under certain EMI standards, the equivalent parasitic capacitance can be replaced by those inside LISNs, e.g., $50 \Omega$ and series capacitance. In this paper, only equivalent parasitic capacitance is used to build the analytical CM model without considering the impact of LISNs.To analyze the CM performance of the DAB converter, the topology shown in Figure 5.3 can be further simplified in Figure 5.4. The DM components are removed. The DC-link capacitors, transformer windings, and DC sources are removed from the CM topology. Phase legs are replaced with high-frequency voltage sources caused by switching actions.Because $\mathrm{C}_{\mathrm{pg}}, \mathrm{C}_{\mathrm{i} 1}$ and $\mathrm{C}_{\mathrm{i} 2}$ are all connected to the primary-side DC-link, in CM topology they are paralleled. Such a scenario applies to the secondary-side DC-link. $\mathrm{C}_{\mathrm{pg}}$ and $\mathrm{C}_{\mathrm{sg}}$ in Figure 5.4 are

$$
\left\{\begin{array}{l}
C_{p g}=C_{p g^{\prime}}+C_{i 1}+C_{i 2}  \tag{5-1}\\
C_{s g}=C_{s g^{\prime}}+C_{o 1}+C_{o 2}
\end{array}\right.
$$



Figure 5.3. General parasitic capacitance from topology to ground in DAB converter.


Figure 5.4. General common-mode topology of the DAB converter.
$\mathrm{v}_{\mathrm{pg}}$ across the primary-side DC-link and ground is CMV applied to the input source of the DAB converter, which determines the CM performance. $\mathrm{v}_{\mathrm{sg}}$ across the secondary-side DC-link and ground is CMV applied to the load. M and N points in Figure 5.3 and Figure 5.4 are the virtual middle points of DC-link and output capacitors, respectively. The CM topology shown in Figure 5.4 can be used for general DAB CM analysis, which includes all potential parasitic capacitance from the prototype to the ground in different networks. For the primary side, the parasitic capacitance from DC-link to ground is $\mathrm{C}_{\mathrm{pg}}$, and the parasitic capacitance from phase-leg mid-point to the ground is $\mathrm{C}_{\mathrm{AG}}$ and $\mathrm{C}_{\mathrm{BG}}$. For the secondary side, the parasitic capacitance from the output to the ground is $\mathrm{C}_{\mathrm{sg}}$, and the parasitic capacitance from the phase-leg mid-point to the ground is $\mathrm{C}_{\mathrm{CG}}$ and $\mathrm{C}_{\text {DG }}$. The winding capacitance between the primary side and secondary side is $\mathrm{C}_{\mathrm{ps}}$. The definitions of different symbols in Figure 5.4 are presented in Table 5.1.

In this section, general CM capacitances in the DAB converter are introduced. The simplified CM topology will be proposed to derive the analytical model of the DAB converter in the next section.

### 5.3 Generalized Common-mode Voltage Model

According to the general CM topology in Figure 5.4, the CM analytical model for the DAB converter is derived in the following content. To quantify the voltage distributed across both input and output capacitors, the Superposition Theorem is employed in Figure 5.5. Four CMV sources act in the circuit separately, as shown in Figure 5.5. The final voltage distributed across each capacitor is then the sum of the four individual circuits.


Figure 5.5. Decomposed circuit with Superposition theorem: (a) CM loop with first phase leg at the primary side; (b) CM loop with second phase leg at the primary side; (c) CM loop with first phase leg at the secondary side; (d) CM loop with second phase leg at the secondary side.

Table 5.1. General CM Parasitic Capacitance in DAB

| Names of Capacitance | Symbol |
| :---: | :---: |
| Phase-leg Mid-point to Ground (Primary) | $\mathrm{C}_{\mathrm{AG}}, \mathrm{C}_{\mathrm{BG}}$ |
| Phase-leg Mid-point to Ground (Secondary) | $\mathrm{C}_{\mathrm{CG}}, \mathrm{C}_{\mathrm{DG}}$ |
| DC-link to Ground (Primary) | $\mathrm{C}_{\mathrm{pg}}$ |
| DC-link to Ground (Secondary) | $\mathrm{C}_{\mathrm{sg}}$ |
| Primary side to secondary side (Transformer) | $\mathrm{C}_{\mathrm{ps}}$ |

For each circuit in Figure 5.5, Thevenin's Theorem is used to abstract the equivalent voltage source and series impedance. For example, in Figure 5.6 (a) to quantify the CMV across the input parasitic capacitors, the circuit is summarized as a two-port network between M and G . Then according to Thevenin's theorem, the equivalent voltage source and series impedance are abstracted as Figure 5.6 (b) and (c). Here $\mathrm{C}_{1}$ in the figure is

$$
\begin{equation*}
C_{1}=C_{s g}+C_{C G}+C_{D G} . \tag{5-2}
\end{equation*}
$$

The open-loop output voltage $U$ of the two-port network in Figure 5.6 (b) is

$$
\begin{equation*}
U=v_{A M} \frac{2 C_{A G} C_{p s}+C_{A G} C_{C G}+C_{A G} C_{D G}+C_{A G} C_{s g}+C_{p s} C_{C G}+C_{p s} C_{D G}+C_{p s} C_{s g}}{2 C_{A G} C_{p s}+C_{A G} C_{C G}+C_{A G} C_{D G}+C_{A G} C_{s g}+2 C_{p s} C_{C G}+2 C_{p s} C_{D G}+2 C_{p s} C_{s g}} \tag{5-3}
\end{equation*}
$$

The internal impedance Z of the two-port network in Figure 5.6 (c) is

$$
\begin{equation*}
Z=\frac{2 C_{p s}+C_{C G}+C_{D G}+C_{s g}}{\omega\left(2 C_{A G} C_{p s}+C_{A G} C_{C G}+C_{A G} C_{D G}+C_{A G} C_{s g}+2 C_{p s} C_{C G}+2 C_{p s} C_{D G}+2 C_{p s} C_{s g}\right)} \tag{5-4}
\end{equation*}
$$

The CMV across the input capacitors can then be formulated as (5-5), with all variables provided in (5-6).

$$
\begin{gather*}
v_{p g}=P_{1} v_{A M}+P_{2} v_{B M}+S_{1} v_{C N}+S_{2} v_{D N} .  \tag{5-5}\\
\left\{\begin{array}{l}
P_{1}=\frac{2 C_{A G} C_{p s}+\left(C_{A G}+C_{p s}\right)\left(C_{C G}+C_{D G}+C_{s g}\right)}{\left(C_{A G}+C_{B G}+C_{p g}+2 C_{p s}\right)\left(C_{C G}+C_{D G}+C_{s g}\right)+2 C_{p s}\left(C_{A G}+C_{B G}+C_{p g}\right)} \\
P_{2}=\frac{2 C_{B G} C_{p s}+\left(C_{B G}+C_{p s}\right)\left(C_{C G}+C_{D G}+C_{s g}\right)}{\left(C_{A G}+C_{B G}+C_{p g}+2 C_{p s}\right)\left(C_{s C G}+C_{D G}+C_{s g}\right)+2 C_{p s}\left(C_{A G}+C_{B G}+C_{p g}\right)} \\
S_{1}=\frac{C_{p s}\left(C_{C G}-C_{D G}-C_{s g}\right)}{\left(C_{A G}+C_{B G}+C_{p g}+2 C_{p s}\right)\left(C_{C G}+C_{D G}+C_{s g}\right)+2 C_{p s}\left(C_{A G}+C_{B G}+C_{p g}\right)} \\
S_{2}=\frac{C_{p s}\left(C_{D G}-C_{C G}-C_{s g}\right)}{\left(C_{A G}+C_{B G}+C_{p g}+2 C_{p s}\right)\left(C_{C G}+C_{D G}+C_{s g}\right)+2 C_{p s}\left(C_{A G}+C_{B G}+C_{p g}\right)}
\end{array} .\right. \tag{5-6}
\end{gather*}
$$


(a)


Figure 5.6. Thevenin's theorem application: (a) Two-port network; (b) equivalent voltage source; (c) equivalent impedance.

With the same calculation procedure, the voltage across the output capacitors is then shown in (5-7), and the variables are provided in (5-8).

$$
\begin{gather*}
v_{s g}=P_{3} v_{A M}+P_{4} v_{B M}+S_{3} v_{C N}+S_{4} v_{D N} .  \tag{5-7}\\
\left\{\begin{array}{l}
P_{3}=\frac{C_{p s}\left(C_{A G}-C_{B G}-C_{p g}\right)}{\left(C_{C G}+C_{D G}+C_{s g}+2 C_{p s}\right)\left(C_{A G}+C_{B G}+C_{p g}\right)+2 C_{p s}\left(C_{C G}+C_{D G}+C_{s g}\right)} \\
P_{4}=\frac{C_{p s}\left(C_{B G}-C_{A G}-C_{p g}\right)}{\left(C_{C G}+C_{D G}+C_{s g}+2 C_{p s}\right)\left(C_{A G}+C_{B G}+C_{p g}\right)+2 C_{p s}\left(C_{C G}+C_{D G}+C_{s g}\right)} \\
S_{3}=\frac{2 C_{C G} C_{p s}+\left(C_{C G}+C_{p s}\right)\left(C_{A G}+C_{B G}+C_{p g}\right)}{\left(C_{C G}+C_{D G}+C_{s g}+2 C_{p s}\right)\left(C_{A G}+C_{B G}+C_{p g}\right)+2 C_{p s}\left(C_{C G}+C_{D G}+C_{s g}\right)} \\
S_{4}=\frac{2 C_{D G} C_{p s}+\left(C_{D G}+C_{p s}\right)\left(C_{A G}+C_{B G}+C_{p g}\right)}{\left(C_{C G}+C_{D G}+C_{s g}+2 C_{p s}\right)\left(C_{A G}+C_{B G}+C_{p g}\right)+2 C_{p s}\left(C_{C G}+C_{D G}+C_{s g}\right)} .
\end{array} .\right. \tag{5-8}
\end{gather*}
$$

(5-5) and (5-7) are the analytical CMV model for the DAB converter, which is derived from the general CM topology shown in Figure 5.4. In equations, the CMVs at input and output are both decided by all four CMV sources.

Based on (5-6) and (5-8), the variables on both sides have similar expressions. When the primary-side full-bridge has the symmetric layout for two legs, which means $\mathrm{C}_{\mathrm{AG}}=\mathrm{C}_{\mathrm{BG}}, \mathrm{P}_{1}$ is equal to $\mathrm{P}_{2}$ and $\mathrm{P}_{3}$ is equal to $\mathrm{P}_{4}$. The same conclusion applies to the secondary side. Hence the input and output CMV are

$$
\left\{\begin{array}{l}
v_{p g}=P_{1}\left(v_{A M}+v_{B M}\right)+S_{1}\left(v_{C N}+v_{D N}\right)  \tag{5-9}\\
v_{s g}=P_{3}\left(v_{A M}+v_{B M}\right)+S_{3}\left(v_{C N}+v_{D N}\right)
\end{array} .\right.
$$

Variables in the simplified equations are then

$$
\left\{\begin{array}{l}
P_{1}=P_{2}=\frac{2 C_{A G} C_{p s}+\left(C_{A G}+C_{p s}\right)\left(2 C_{C G}+C_{s g}\right)}{\left(2 C_{A G}+C_{p g}+2 C_{p s}\right)\left(2 C_{C G}+C_{s g}\right)+2 C_{p s}\left(2 C_{A G}+C_{p g}\right)}  \tag{5-10}\\
S_{1}=S_{2}=\frac{-C_{s g} C_{p s}}{\left(2 C_{A G}+C_{p g}+2 C_{p s}\right)\left(2 C_{C G}+C_{s g}\right)+2 C_{p s}\left(2 C_{A G}+C_{p g}\right)}
\end{array}\right.
$$

To verify the proposed general CM topology for the DAB converter with the analytical model in (5) and (7), a DAB prototype discussed in Chapter 3 is used to verify the proposed CMV model.

After including parasitic capacitances in the DAB converter, the topology with different CM capacitances is shown in Figure 5.7. $\mathrm{C}_{\mathrm{p} 1}$ is the parasitic capacitance between the polygon of primary side $\mathrm{DC}+$ and ground, and $\mathrm{C}_{\mathrm{p} 4}$ is the parasitic capacitance between primary side DC - and ground. $\mathrm{C}_{\mathrm{p} 2}, \mathrm{C}_{\mathrm{p} 3}, \mathrm{C}_{\mathrm{p} 5}$, and $\mathrm{C}_{\mathrm{p} 6}$ are the parasitic capacitance from switches to the ground via the heatsink. $\mathrm{C}_{\mathrm{s} 1}$ is the parasitic capacitance between secondary side $\mathrm{DC}+$ polygon and ground, and $\mathrm{C}_{54}$ is the parasitic capacitance between secondary side DC- and ground. $\mathrm{C}_{\mathrm{s} 2}, \mathrm{C}_{\mathrm{s} 3}, \mathrm{C}_{\mathrm{s} 5}$, and $\mathrm{C}_{\mathrm{s} 6}$ are the parasitic capacitance from switches to the ground via the heatsink. $\mathrm{C}_{\mathrm{ps}}$ is the equivalent winding capacitance between the primary and secondary sides of the transformer. Other parasites such as inductance $(\mathrm{nH})$ and resistance $(\mathrm{m} \Omega)$ caused by PCB traces have little influence on the CM performance in the highfrequency domain compared with capacitance above $(\mathrm{pF})$, which are ignored in this chapter.

With TO-247 SiC MOSFETs, the CM capacitance of the switches is between the drain and the ground. All parasitic capacitance providing paths for CMI in the prototype is summarized in Table 5.2.


Figure 5.7. Common-mode loops in the DAB converter.

Table 5.2. Summary of Parasitic Capacitance

| Names of Capacitance | Symbol | Values |
| :---: | :---: | :---: |
| Drain to Ground (Primary) | $\mathrm{C}_{\mathrm{p} 2,3,5,6}$ | 200 pF |
| Drain to Ground (Secondary) | $\mathrm{C}_{\mathrm{s} 2,3,5,6}$ | 160 pF |
| DC+ or DC- to Ground (Primary) | $\mathrm{C}_{\mathrm{p} 1,4}$ | 300 pF |
| DC+ or DC- to Ground (Secondary) | $\mathrm{C}_{\mathrm{s} 1,4}$ | 220 pF |
| Primary side to secondary side (Transformer) | $\mathrm{C}_{\mathrm{ps}}$ | 37.5 pF |
| Equivalent capacitance (Input) | $\mathrm{C}_{\mathrm{i} \#}$ | 100 pF |
| Equivalent capacitance (Output) | $\mathrm{C}_{\mathrm{o} \#}$ | 100 pF |

Furthermore, all the capacitances in the generalized model are

$$
\left\{\begin{array}{c}
C_{p g}=C_{i 1}+C_{i 2}+C_{p 1}+C_{p 3}+C_{p 4}+C_{p 6}=1200 p F  \tag{5-11}\\
C_{A G}=C_{p 2}=200 p F \\
C_{B G}=C_{p 5}=200 p F \\
C_{s g}=C_{o 1}+C_{o 2}+C_{s 1}+C_{s 3}+C_{s 4}+C_{s 6}=960 p F \\
C_{C G}=C_{s 2}=160 p F \\
C_{D G}=C_{s 5}=160 p F
\end{array} .\right.
$$

Considering the parameters mentioned in Table 5.2, the analytical CMV model particularly for our built prototype at the input and output sides is formulated as

$$
\left\{\begin{array}{c}
v_{p g}=0.1409\left(v_{A M}+v_{B M}\right)-0.0159\left(v_{C N}+v_{D N}\right)  \tag{5-12}\\
v_{s g}=-0.0199\left(v_{A M}+v_{B M}\right)+0.1449\left(v_{C N}+v_{D N}\right)
\end{array} .\right.
$$

Although in the past, some qualitative analysis indicates the high frequency switching actions of four-phase legs are the excitations of the DAB CMV, (5-5) and (5-7) quantify the input and output CMVs and indicates CMVs are determined by the primary and secondary H -bridges together. The high-frequency voltage generated by each bridge leg is a two-level waveform. By summing all of them together, the input and output CMV can be a multi-level waveform. According to $P_{1}, P_{2}, S_{3}$, and $S_{4}$ in (5-6) and (5-8), the parasitic capacitance from the middle point of the bridge leg to the ground is caused by the heatsink provides the path for CMI at the primary side or secondary side. The winding capacitance of the transformer makes the CM loops at both sides coupled together. Last but not the least, from the equation (5-13), the input CMV is dominated by the primary side H -bridge and the output CMV is dominated by the secondary side H -bridge, respectively.

In phase-shift control algorithms of the DAB, the phase angles between different phase legs are implemented, which can shape the waveform in (5-12) drastically. Based on the analytical model developed in this section, the input and output CM behaviors of the DAB can be quantified when imposing various phase angles in SPS, DPS, and TPS modulation strategies, which is the main content of the next section.

### 5.4 Consideration of Common-mode Voltage Based on Multiple Phase Shift Modulation

With the quantified CMV at input and output presented in the last section, this section will investigate various impact factors of CM performance of the DAB converter, mainly the phase shift and ZVS current.

For phase shift controls, when the inner phase shift is applied to H-bridge, its output voltage becomes a symmetric three-level waveform. For other hybrid modulation strategies, the output voltage of the H -bridge is an asymmetric three-level waveform. While different modulation strategies change the outlook of the CMV, this paper particularly focuses on SPS, DPS, and TPS, as shown in Figure 5.8.

For the SPS control, there is no inner phase shift at either the primary side or secondary side in Figure 5.8 (a), which means theoretically there is no CMV source existing. In Figure 5.8 (b), when the input voltage is higher than the reflected output voltage, the inner phase shift is implemented at the primary side H -bridge (PDPS).


Figure 5.8. Switching waveforms of different modulations: (a) SPS; (b) PDPS; (c) SDPS; (d) TPS.

Hence the CMV source is generated by the primary-side H-bridge. If the inner phase shift is only implemented at the secondary side (SDPS), the CMV source only appears at the secondary side, as shown in Figure 5.8 (c). In TPS control, both sides have inner phase shifts contributing to the CMV and CMI, as shown in Figure 5.8 (d). All CMV is shown as the last plot of each figure. It remains the same for hybrid modulation strategies.

Based on the analytical model in the last section, for DPS control, the input and output CMV should be three-level waveforms, which is the proportion of the output voltage of the H-bridge at the primary side or secondary side. When using TPS control, the input and output CMV should be five-level waveforms, which are combinations of the output voltage of the primary side and secondary side H -bridges.

A Ltspice simulation model is built to verify the analysis above, with the simulation result shown in Figure 5.9. Hence TPS modulation strategy is carried out in the simulation model. Both primary-side and secondary-side H-bridges act as CMV sources. The pulses only appear when there are zero platforms at the output voltage of either H-bridge. The voltages across the equivalent CM capacitances at the input voltage source and load end are five-level, which is decided by the primary side and secondary side H -bridges together. The CM loops of both sides are coupled through the equivalent CM capacitance of the transformer. The voltage values of such five-level waveforms are also marked in Figure 5.9. Based on the (5-12) in Section III, with 400 V input voltage and 150 V output voltage, the CMV at the input and output caused by the primary side H -bridge is calculated as 56.36 V and 7.95 V , respectively. The CMV at output caused by the secondary side H -bridge


Figure 5.9. Ltspice simulation result of input and output CMV in TPS modulation @ input voltage 400V, output 150 V , and 500 W .
should be 2.38 V and 21.73 V . All numbers are aligned with the simulation result shown in Figure 5.9.

### 5.5 Experimental Verification

To verify the proposed DAB CM model and the influences of different modulation strategies on CM performance, an experimental setup is built, as shown in Figure 5.10. All the parasitic capacitances are measured with the impedance analyzer KEYSIGHT-E4990A at the switching frequency. The switch parasitic capacitance is measured from drain to heatsink before attaching the prototype to the copper plate, which are $\mathrm{C}_{\mathrm{p} 2,3,5,6}$, and $\mathrm{C}_{\mathrm{p} 2,3,5}$, 6. The transformer parasitic capacitance $\mathrm{C}_{\mathrm{ps}}$ are measured between the dotted terminals, which is independent of the prototype. Once the PCB board is attached to the copper plate with the stainless-steel standoff, the DC-link capacitances are measured without transformer connections. Then the transformer should be installed, and the heatsink should be connected to the copper plate.

All experiments can be divided into two main parts. First, to verify the proposed CM model, the input and output CMV are measured. 100 pF capacitors are added between the positive line and ground, and between the negative line and ground, at both input and output to serve as the parasitic capacitors in source and load. Then the CM performance under different modulation strategies is measured with LISNs. The experiments with different ZVS currents are implemented to compare the CM performances. Because of the symmetric structure of the DAB converter, to simplify the test procedure, only the output CM performance is measured.


Figure 5.10. Experimental set-up.

### 5.5.1 Testing the CMV

In Figure 5.11 (a) and (b), the output CMV is measured under TPS and DPS modulation, respectively, when the input voltage is 400 V and the output voltage is 150 V . In TPS modulation, the output voltage of the primary side and secondary side H -bridge are both three-level waveforms. According to the analysis in this chapter, the output CMV should be a five-level waveform. Based on equation (5-7), the voltage rating should be 7.95 V and 21.73 V . The pulse width should be corresponding to zero plateaus of the output voltage of H-bridges. The voltage waveform in Figure 5.11 (a) is consistent with the proposed analysis. For DPS modulation in Figure 5.11 (b), only the output voltage of the H-bridge at the primary side is a three-level waveform. The output CMV should be a three-level waveform with a 7.95 V platform. All voltage values are shown in Figure 5.11 (a) and (b) are consistent with the calculation result of the analytical model.

When the output voltage is 250 V , the experimental result is shown in Figure 5.11 (c) and (d). In TPS modulation, the output CMV is also five-level, where the platform caused by the H -bridge at the secondary side should be 36.22 V based on the analytical model, which does not have a significant difference from the tested waveform. In DPS modulation, only the H -bridge at the secondary side has the inner phase shift, which can generate three-level CMV at the output. In Figure 5.11 (e), SPS modulation is implemented under 200V output voltage. There is nearly no CMV on the output side.

The values of the CMV sources depend on the input and output voltage. The comparisons of CMV between the calculation based on the analytical model proposed and the

(a)

(b)

(c)

Figure 5.11. CMV in different modulation strategies: (a) TPS @ 150V output voltage: (b) PDPS @ 150V output voltage; (c) TPS @ 250V output voltage; (d) SDPS @ 250V output voltage; (e) SPS.

(d)

(e)

Figure 5.11 Continued. CMV in different modulation strategies: (a) TPS @ 150V output voltage: (b) PDPS @ 150V output voltage; (c) TPS @ 250V output voltage; (d) SDPS @ 250V output voltage; (e) SPS.
experiment under different voltage ratings are shown in Table 5.3.
Furthermore, the spectrums of the output CMV in Figure 5.11 are plotted in Figure 5.12. $M$ here is the voltage gain, which is the reflected output voltage by input voltage divided. When $\mathrm{M}>1$, the spectrums of TPS and DPS modulation are similar since the inner phase shift is added to the secondary H -bridge which dominates the output CMV. When $\mathrm{M}<1$, e.g., the output voltage of 150 V , the spectrum of TPS modulation has a much higher amplitude than that of DPS, given that the secondary-side H-bridge does not contribute to the CMV at DPS control while both side H-bridge contribute to CMV at TPS control. Regardless, SPS always has the lowest amplitude. Here dashed lines represent the amplitude envelope of the CMV components.

To verify the accuracy of measured parasitic capacitances and the proposed general CM topology, the comparisons of the CMV between the simulation model, as shown in Figure 5.9 using the parameters of the prototype, and the experiments are shown in Figure 5.13. The input voltage is 200 V , and the output voltage is 75 V , where TPS modulation is applied. The static steady DM switching waveforms are shown in the first two sub-figures. All the CM voltages across the parasitic capacitors in the proposed general topology are measured and provided in red. The corresponding simulation results in Ltspice are shown in blue. The simulation model is also used to verify the derivation of the generalized CMV model proposed in this chapter. The experimental results in Figure 5.13 are consistent with the simulation results, indicating the accuracy of the measured parasitic capacitances and the proposed CM topology.

Table 5.3. Secondary-side CMV Comparison between Analytical Model and Experiment

| Modulation Strategy | Voltage Rating $(V)$ | Platforms of output CMV |  |
| :---: | :---: | :---: | :---: |
|  |  | Calculation $(\mathrm{V})$ | Experiment $(\mathrm{V})$ |
| TPS | $\mathrm{V}_{\text {in }} 400 / \mathrm{V}_{\mathrm{o}} 150$ | $7.95 / 21.73$ | $\approx 7.5 / 22$ |
|  | $\mathrm{~V}_{\text {in }} 400 / \mathrm{V}_{\mathrm{o}} 250$ | $7.95 / 36.22$ | $\approx 7.5 / 35$ |
| PDPS | $\mathrm{V}_{\text {in }} 400 / \mathrm{V}_{\mathrm{o}} 150$ | $7.95 /--$ | $\approx 7.5 /--$ |
| SDPS | $\mathrm{V}_{\text {in }} 400 / \mathrm{V}_{\mathrm{o}} 250$ | $--/ 36.22$ | $\approx--/ 35$ |
| (SPS) | $\mathrm{V}_{\text {in }} 400 / \mathrm{V}_{\mathrm{o}} 190$ | 0 | $\approx 0$ |


(b)

Figure 5.12. CMV spectrums of different modulation strategies: (a) TPS, PDPS, and SPS when M<1; (b) all discussed modulation strategies.


Figure 5.13. The comparison of the CMV distribution between experiments and simulation model.

### 5.5.2 Testing the CM Current

To further verify the analysis of the different EMI performances based on multiple phase shift modulation, Line Impedance Stabilization Networks (LISNs) are used in experiments to measure the CMI under different modulation strategies. The overall layout of the experimental setup with LISNs is shown in Figure 5.14.

With the connection of LSINs, the analytical model for the DAB converter should be further modified. The equivalent capacitance in the input source or load should be replaced with the impedance of LISNs which is composed of the impedance of $\mathrm{C}_{\text {LISN }}$ and $50 \Omega$ resistance in (5-13).

$$
\begin{equation*}
\omega C_{o \#}=\omega C_{L I S N}+50 \Omega \tag{5-13}
\end{equation*}
$$

The spectrums of CMI under the different modulation strategies tested with LISNs have a similar trend as the spectrums of the CMV discussed above, as shown in Figure 5.15 (a) and (b).

### 5.6 The Influence of Modulation on the Common-mode Chock Design

The CM analytical model derived above is based on the equivalent capacitances at the load and the source. The CMV distribution across the different parasitic capacitors of the DAB converter in the EV chargers is then calculated. The influence of the modulation strategies on the CM performance is also proposed. For the real power electronics equipment, also needs to meet the requirements for the specific application. The proposed DAB converter research mainly focuses on the EV application, where the second stage of the output of DAB converter is directly connected with the high-voltage battery in EV,


Figure 5.14. Prototype structure with LISNs.


Figure 5.15. CMI spectrums of different modulation strategies tested with LISNs: (a) TPS, PDPS, and SPS when $\mathrm{M}<1$; (b) all modulation strategies.
ranging from 200 V to 800 V . For the safety concern in EVs, the chassis of the vehicle is grounded. The high-voltage battery is insulated with the vehicle chassis. An example of the EV high-voltage battery pack is shown in Figure 5.16.

The CM current then can flow through the parasitic capacitance between the battery and the chassis in Figure 5.17, which can cause the additional aging issue for the battery insulation. The existing standards for EV charger applications are CISPR 25 or CISPR 22. To meet the standard, the CM chock is necessary between the DAB converter and the highvoltage battery.

The designed CM chock should make sure the CM current flowing to the battery meets the standard under all the working conditions. The proposed analytical CM model can be utilized to figure out the worst case of the DAB CM performance with MPS modulation. By insetting the high-frequency voltage sources controlled by modulations into the CM model, the CM spectrum can then be predicted. Figure 5.18 is an example of the measured CM spectrum in Figure 5.15 and the corresponding model-based predicted CM spectrum envelop.

The main component in the spectrum starts from 300 kHz under 100 kHz switching frequency. When designing the CM chock, the component at 300 kHz should be paid more attention to. With the model-based method, the 300 kHz component with the different modulations can be derived. Figure 5.19 shows the 300 kHz component with SDPS modulation. When the battery voltage changes with the different secondary-side inner phase shifts, the maximum magnitude of the 300 kHz component in the spectrum is 124.4


Figure 5.16. EV high-voltage pack [151].


Figure 5.17. CM current flows between the high-voltage battery and vehicle chassis.


Figure 5.18. Model-based predicted CM envelop and the measured CM spectrum.


Figure 5.19. Component at 300 kHz in CM spectrum with SDPS modulation.
dB. Figure 5.20 shows the 300 kHz component at 450 V output voltage when using MPS modulation within the whole operation range. The maximum magnitude is 124.8 dB in TPS modulation, which is the red dotted point in the figure.

Based on the CM spectrum with the maximum component at 300 kHz , the CM mode chock is designed as the flow chart shown in Figure 5.21. The parameters of the different converters can be substituted for the analytical model, and the modulation method determines the CMV sources of the analytical model. In this way, the CM chock can be designed to meet the standard under the different operation conditions. A two-stage CM filter shown in Figure 5.22 is designed as an example to estimate the influence of the utilization of MPS modulation on the charger system design according to CISPR 22. The CM chock for the only SPS modulation is estimated based on the existing test result. With the consideration of the X capacitor, Y capacitor, and the CM chock, the dimension of the CM filters on board are estimated in Table 5.4. The dimension of the CM filter for MPS modulation is larger than the dimension of the CM filter with only SPS modulation. Therefore, MPS does increase the size of the CM filter, even though compared with the whole charger prototype it is still quite small.

For the designed CM filter discussed above, it needs to be applied between the output of the DC-DC converter and the vehicle interface to limit the CM noise generated by the offboard charger as shown in Figure 5.23 in case of any influence on the degradation of the battery pack insulation and the other electronic equipment in the vehicle. To prevent the potential problems, the standards need to be followed.


Figure 5.20. Component at 300 kHz in CM spectrum with MPS modulation.


Figure 5.21. CM chock design with the analytical CM model.


Figure 5.22. Two-stage CM filter.


Figure 5.23. A typical block diagram of a DC charging station [14].

Table 5.4. Dimension of the CM Filter and Charger Prototype

| Filter type | Capacitance <br> $(\mathrm{nF})$ | Inductance <br> $(\mu \mathrm{H})$ | Dimension on <br> Board $\left(\mathrm{cm}^{2}\right)$ | Existing prototype <br> size $\left(\mathrm{cm}^{2}\right)$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SPS | Two-stage | 20 | 23 | $6.2(3 * 2.1)$ |  |
| MPS | Two-stage | 20 | 175 | $17.2(4.2 * 4.1)$ |  |

The proposed work (CM choke design guideline) is to try to meet the standards for EV applications. To provide protection for receivers installed in a vehicle from disturbances produced by the power electronics equipment, the standard should be developed and applied to any electronic component intended for use in vehicles [45]. For example, the radio spectrum is in the frequency range 9 kHz to 400 GHz [46], which covers the conducted EMI and radiated EMI. The CM current can also flow through the stray capacitance inside the vehicle to the metal chassis [152]. The leakage current may lead to the degradation or loss of the insulation material. Any single point for the failure of isolation loss does not have much impact on the operation of the system, but it does become a potential life risk when operators contact the high-voltage potentials inside the vehicle, which is a critical safety concern for EVs [153].

### 5.7 Conclusion

In this chapter, the analytical CMV model of the DAB converter considering different parasitic capacitance is built. The input and output CMV are derived. With the proposed calculation, its CM performances under different modulation strategies are also quantified and compared. As long as the output voltage of the H -bridge in DAB is a three-level waveform, CMV will appear. The primary side H -bridge dominates the input CMV, and the secondary side H -bridge dominates the output CMV. The parasitic capacitance between the primary and the secondary sides of the transformer couples the common-mode loops of both sides.

For phase shift controls, TPS control with inner phase shift at both primary and secondary sides has the worst common-mode performance. DPS control with inner phase shift at either the primary or the secondary side also has the considerable CMI flowing through the input or the output. SPS theoretically does not have CMV. The proposed analytical model is validated by the experiment with the CMV and CMI measured at the output under different modulation strategies. The proposed analytical model and the comparison of CM behaviors between different modulation strategies can provide a guideline when designing a $C M$ chock for a $D A B$ converter. For the present EV charger prototype, the dimension of the CM filter when using MPS modulation is higher than that only using SPS, though compared to the overall prototype it is still quite small.

## Chapter 6 TRANSFORMER CURRENT SPIKE ELIMINATION DURING THE LOAD

## TRANSIENT

To accelerate the dynamic response speed in the DAB converter, feed-forward control can be applied, which is paralleled with the PI controller used for the closed-loop control. The transformer current will change significantly in the next switching cycle after the load change happens. So, the current spike and the DC offset appear during this load transient, especially, when using MPS modulation. The previous methods mainly focus on implementing the active compensation between two different steady-state operations to eliminate the transformer current spike, which however results in a complicated control structure. This chapter proposes a modulation design method unifying the transformer current for DPS and TPS modulation to mitigate the transformer current spike when switching between DPS and TPS during load transient. By applying the proposed PWM strategy, the transformer current is the same at the beginning of the switching period in different steady-state modulations, resolving the transformer current spike and DC offset fundamentally. The full-operational-range zero-voltage switching (ZVS) is also realized for the primary or secondary side by combining with the proposed modulation strategy. The experiments are also carried out for further validation.

### 6.1 Root Cause of the Current Spike in Transformer

The output current of the DAB converter is regulated by the phase shift between the primary-side and secondary-side H -bridges. When the load current transient happens, to track the reference current the phase shift needs to change fast enough. To accelerate the
dynamic response speed, feed-forward control is commonly applied paralleled with the PI controller. Figure 6.1 shows the structure of the closed-loop control for a DAB converter. Also, based on the implementation of MPS modulation the phase shift between the primary side and the secondary side determines the inner phase shifts associated with the input voltage and the output voltage.

A simulation example of the load current transient is provided in Figure 6.2. The simulation parameters are shown in Table 6.1, which is also the test condition for the control algorithm in the lab. To verify the proposed modulation strategy, the experiments are adopted at low voltage conditions. During the transient the reference current increases. A new phase shift will be uploaded to the DAB converter in the next switching cycle. Under light load, TPS modulation is applied to secure ZVS and reduce the reactive power. At medium load, DPS modulation is adopted. During the transition between TPS and DPS when the load current increases, the current spike appears in the transformer.

The root for the transformer current spike lies in the continuity of the transformer current and the discontinuous phase shift. Typically, the new phase shift is imposed on the switches at a certain point of the switching cycle, which is set by the micro-control unit (MCU). If setting the uploading point when the primary-side switching action happens as shown in Figure 6.3 (a), the transformer current at the switching point is provided in (6-2), and the current difference is also listed in (6-3). The switching current in SPS modulation is only related to the phase shift between the primary side and the secondary side, which means the switching current is determined by the load under certain voltage conditions. But under


Figure 6.1. The structure of the closed-loop control in the DAB converter.

Table 6.1. Prototype Setup.

| Symbol | Value | Name | Value |
| :---: | :---: | :---: | :---: |
| Input voltage | 80 V | Turn ratio | 2 |
| Output Voltage | $30 \sim 50 \mathrm{~V}$ | Inductance | $36 \mu \mathrm{H}$ |
| Switching frequency | 50 kHz | -- | -- |



Figure 6.2. Simulation waveform during load transient with the transformer current spike: (a) load current increasing with the current spike in the transformer; (b) zoomed-in waveforms.


Figure 6.3. The switching waveform of the proposed modulation strategies: (a) the modulations without the unified switching current; (b) PDPS and TPS when $V_{i n}>n V_{o}$; (c) SDPS and TPS when $V_{i n}<n V_{o}$; (d) SDPS when $V_{i n}=n V_{o}$.

DPS and TPS modulation, because of the additional inner phase shifts, the switching current is more flexible. It is adjustable by limiting the relationship between different phase shifts.

Therefore, if the switching currents at the beginning of the switching period under different conditions are the same, there will be no transformer current spike even if the phase shifts change fast. When the load transient happens between TPS and DPS modulation, there is no need for the additional active compensation as shown in the previous literature. Considering the load transient between SPS and other modulations, because of the unified switching current of DPS and TPS, other modulations can be regarded as a single pattern to be compensated, which simplifies the current spike control.

### 6.2 Unified Transformer Current in Multiple Phase Modulation

As mentioned above, the transformer current at a certain switching point of DPS and TPS modulations can be unified by adjusting the inner phase shifts. This switching current can keep the same under different load conditions and modulations. Meanwhile, if the selected switching action is corresponding to the primary-side switches, and if the value of the current setting is large enough, it can also realize ZVS for the primary side in the fullload range. Following this theory, the designed modulation strategies are shown in Fig. 6.

To fulfill the minimum initial current requirement to realize ZVS for the primary-side switches under different modulations, the transformer current at $\mathrm{t}_{0}$ should be

$$
\begin{equation*}
I_{Z V S 0}\left(V_{o}\right) \geq \sqrt{\frac{4 Q_{o s s}\left(V_{i n}\right) n V_{o}}{L_{s}}} \tag{6-1}
\end{equation*}
$$

$$
\left\{\begin{array}{c}
\left\{\begin{array}{c}
i_{0_{-} S P S}=-\frac{V_{i n}+n V_{o}(2 \phi-1)}{4 L_{s} f_{s}} \\
i_{0_{-} P D P S}=-\frac{V_{i n} \phi_{p}+n V_{o}(2 \phi-1)}{4 L_{s} f_{s}} \\
i_{0_{-} T P S}=-\frac{V_{i n} \phi_{p}-n V_{o}\left(\phi+\phi_{s}\right)}{4 L_{s} f_{s}}
\end{array}\right. \\
\left\{\begin{array}{c}
\Delta i_{1}=\frac{n V_{o}\left(3 \phi+\phi_{s}-1\right)}{4 L_{s} f_{s}} \\
\Delta i_{3}=\frac{V_{i n}\left(1-\phi_{p}\right)+n V_{o}\left(3 \phi+\phi_{s}-1\right)}{4 L_{s} f_{s}}
\end{array}\right. \tag{6-3}
\end{array}\right.
$$

When the input voltage is higher than the reflected output voltage, to unify the switching current in different modulations, the transformer current at the beginning of the switching period should be the same as (6-1).

$$
\begin{gather*}
i_{0_{-} P D P S}=i_{0_{-} T P S 0}=I_{Z V S 0}\left(V_{o}\right)  \tag{6-4}\\
\left\{\begin{array}{l}
P D P S 1(\phi<0): \phi_{p}=\frac{4 L_{s} f_{s} I_{Z V S 0}+n V_{o}(1+2 \phi)}{V_{i n}} \\
\operatorname{PDPS} 2(\phi \geq 0): \phi_{p}=\frac{4 L_{s} f_{s} I_{Z V S 0}+n V_{o}(1-2 \phi)}{V_{i n}}
\end{array}\right. \tag{6-5}
\end{gather*}
$$

The primary side inner phase shift in DPS modulation is derived in (6-5), according to (6-2) and (6-4).

At light load, to realize ZVS for the secondary-side switches the transformer current at $t_{1}$ should be large enough by varying the inner phase shifts. The switching waveform of the designed modulations is shown in Figure 6.3 (b).

$$
T P S 0:\left\{\begin{array}{c}
\phi_{p}=\frac{n V_{o}(1+D)+2 L_{s} f_{s}\left(I_{Z V S 0}-I_{Z V S_{-} t 1}\right)}{V_{i n}}  \tag{6-6}\\
\phi_{s}=\frac{n V_{o}-2 L_{s} f_{s}\left(I_{Z V S 0}+I_{Z V S_{-} t 1}\right)}{n V_{o}}
\end{array}\right.
$$

The relationship between the phase shift and the output current in different modulations is shown in Figure 6.3 (a). However, with the phase shift increasing, the output current is not monotonically increasing in PDPS2 before switching to SPS. An additional DPS modulation is then designed to realize a seamless transition between PDPS and SPS modulation, as formulated in (6-7) and plotted as the dashed line in Figure 6.4 (a).

$$
\begin{equation*}
P D P S 3: \phi_{p}=\frac{2 V_{i n} \phi+n V_{o}-4 L_{s} f_{s} I_{Z V S}}{V_{i n}} \tag{6-7}
\end{equation*}
$$

When the input voltage is lower than the reflected output voltage, the inner phase is inserted among the secondary-side switches. The switching waveforms are shown in Figure 6.3 (c). To unify the transformer current at the beginning of the switching period, the inner phase shift at the secondary-side H-bridge in SDPS modulation is

$$
\left\{\begin{array}{l}
S D P S 5(\phi \geq 0): \phi_{s}=\frac{4 L_{s} f_{s} I_{Z V S 0}+n V_{o}(2-\phi)-V_{i n}}{n V_{o}}  \tag{6-8}\\
S D P S 6(\phi<0): \phi_{s}=\frac{4 L_{s} f_{s} I_{Z V S 0}+n V_{o}(2+\phi)-V_{i n}}{n V_{o}}
\end{array}\right.
$$

In TPS modulation, to realize ZVS for the secondary-side switches, the switching current at $\mathrm{t}_{1}$ should also be large enough to finish the ZVS transition. To meet the requirements of the unified transformer current and the ZVS current, the inner phase shifts are

$$
T P S 7:\left\{\begin{array}{c}
\phi_{p}=\frac{V_{i u}(1+\phi)+2 L_{s} f_{s}\left(I_{Z V S 0}+I_{Z V S_{-} t 1}\right)}{V_{i n}}  \tag{6-9}\\
\phi_{s}=2+\phi+\frac{2 L_{s} f_{s}\left(I_{Z V S 0}-I_{Z V S_{-} t 1}\right)-V_{i n}(1+\phi)}{n V_{o}}
\end{array}\right.
$$

The relationship between the phase shift and output current is shown in Figure 6.4 (b) among TPS, SDPS, and SPS modulations. The proposed modulations with the unified transformer current can operate under the different voltage gains and load conditions.

### 6.3 Active Compensation Between Different Patterns

By implementing the proposed modulation strategy, there is no current spike during the load current transient when using DPS and TPS modulation. However, the switching current of SPS modulation is decided by the load because there are no flexible inner phases. Hence the current spike elimination for SPS also needs to be considered. Owing to the unified switching current by the proposed modulation, the transformer current is the same under different DPS and TPS, which can be integrated as a single pattern when designing active compensation. Figure 6.5 (a) shows the distribution of the different modulation strategies. Case 1 is the operational area with SPS. Case 2 is the operational area with PDPS3 used for a seamless transition in a steady state. Case 3 is the DPS and TPS modulations with the unified transformer current.

To simplify the current-spike elimination method, the compensation process focuses on the first half switching cycle in the next switching period as shown in Figure 6.5 (b) when the load current increases. By limiting the time interval of the rising transformer current,

(b)

Figure 6.4. Example of phase shift vs output.


Figure 6.5. Transformer current spike elimination strategy: (a) Operational area for different modulations; (b) example of the active compensation between SPS and other modulations.
the transformer current spike can be mitigated. The same method can also be applied when the load current decreases.

### 6.4 Duty Cycle Compensation to Eliminate Current Spike

When the load transient happens between different cases shown in Figure 6.5 (a), the active compensation method is still needed to prevent any transformer current spike, particularly for SPS modulation where the phase shift is only related to the power and the voltage. An intermediate state is necessary between the different cases as shown in Figure 6.6. In this section, the example of how to design the active compensation method is discussed when the input voltage is higher than the reflected output voltage.

### 6.4.1 Load Current Increasing

As discussed in the last section, there are four modulation strategies to cover the full-load-range operation when $V_{i n}>n V_{o}$. Typically, $\mathrm{P}_{1}$ is set as the time reference for all phase shifts. TPS control and PDPS2 control have the same switching current at $t_{0}$. Therefore, they can be categorized as the same group in terms of the current spike elimination.

When the modulation strategy switches from TPS to SPS, to eliminate the positive current spike, the first interval needs to be limited, as shown in Figure 6.6 (a). The current at the endpoint of TPS is $I_{r}$, which is the ZVS current for primary-side switches. In the first half switching period, switching actions at $\mathrm{t}_{1}$ can be adjusted to limit the spike current. Meanwhile, the current at $\mathrm{t}_{2}$ should reach the steady-state value to make sure a smooth


Figure 6.6. Current Spike elimination: (a) modulation switching from TPS to SPS (light load to heavy load); (b) modulation switching from TPS to PDPS (light load to medium load); (c) modulation switching from PDPS to SPS (medium load to heavy load); (d) modulation switching from SPS to TPS (heavy load to light load) ); (e) modulation switching from PDPS to TPS (medium load to light load) ); (f) modulation switching from SPS to PDPS (heavy load to medium load).
transition between the TPS and SPS control. To adjust the time interval from $t_{0}$ to $t_{1}$, duty cycles of $S_{1} \sim S_{4}$ need to be calculated based on the equation below.

$$
\left\{\begin{array}{c}
t_{1}=t_{0}+\frac{c o m}{2 f_{s}}  \tag{6-10}\\
\operatorname{com}=\frac{n V_{o}+V_{i n}\left(\phi-\phi_{p}\right)+2 L_{s} f_{s}\left(I_{r}-I_{r 1}\right)+n V_{o} \phi}{2 n V_{o}}
\end{array}\right.
$$

By using a similar method, the current spike can also be eliminated when switching between other modulations. Figure 6.6 (b) shows the current spike elimination from TPS to DPS1. In the next switching period, the inner phase shift of the primary-side H -bridge is kept the same. The duty cycles of secondary-side switches, however, need to be modified. The time interval from $t_{0}$ to $t_{1}$ which needs to be compensated is

$$
\begin{equation*}
c o m=\frac{n V_{o}-V_{i n}+4 L_{s} f_{s} I_{r}+2 n V_{o} \phi}{4 n V_{o}} \tag{6-11}
\end{equation*}
$$

Furthermore, when the modulation strategy switches from DPS to SPS, the designed compensation waveform is shown in Figure 6.6 (c). There is no inner phase shift at the primary-side H -bridge in the next half switching cycle. The compensation time interval from $t_{0}$ to $t_{1}$ is

$$
\begin{equation*}
\operatorname{com}=\frac{n V_{o}+V_{i n}\left(\phi_{1}-1\right)+2 L_{s} f_{s}\left(I_{r}-I_{r 1}\right)+n V_{o} \phi_{1}}{2 n V_{o}} \tag{6-12}
\end{equation*}
$$

### 6.4.2 Load Current Decreasing

In the transient process, there could be a negative DC offset in the transformer current. For example, the current at the endpoint of SPS modulation is smaller than the current at
the starting point of TPS modulation in the steady state. To make sure the switching current at the end of the half switching cycle is the same as the current in the next period, the transformer current needs to increase to the desired value by adjusting the relationship between $t_{1} \sim t_{0}$ and $t_{2} \sim t_{1}$, as shown in Figure 6.6 (d). The first interval from $t_{0}$ to $t_{1}$ is

$$
\begin{equation*}
c o m=\frac{n V_{o}-V_{i n}+2 V_{i n} \phi_{1}-4 L_{s} f_{s} I_{r 1}+2 n V_{o}\left(\phi+\phi_{1}\right)}{4 n V_{o}} \tag{6-13}
\end{equation*}
$$

When the modulation strategy switches from DPS to TPS control, there is also a negative DC offset current appearing in Figure 6.6 (f). To eliminate such negative current DC offset, the inner phase shift at the primary-side H -bridge keeps the same as the last switching cycle. By changing the duty cycle in the next half switching cycle, the transformer current can have enough time to rise to counterpart the negative DC offset. The calculated time interval from $t_{0}$ to $t_{1}$ is

$$
\begin{equation*}
c o m=\frac{n V_{o}-V_{i n}+4 L_{s} f_{s} I_{r}+2 n V_{o} \phi_{1}}{4 n V_{o}} \tag{6-14}
\end{equation*}
$$

Finally, to mitigate the potential negative DC offset when switching from SPS to DPS, the compensation method can also be applied to secondary-side switches in Figure 6.6 (f). The necessary time interval from $t_{0}$ to $t_{1}$ is

$$
\begin{equation*}
c o m=\frac{n V_{o}+V_{i n}\left(1+2 \phi-2 \phi_{p}\right)-4 L_{s} f_{s} I_{r 1}+2 n V_{o}\left(\phi_{1}+\phi\right)}{4 n V_{o}} \tag{6-15}
\end{equation*}
$$

By applying modified duty-cycle control to different switches, the transformer current spike, as well as the DC offset during the load change, is eliminated.

### 6.5 Control Algorithm Implementation

The structure of the control loop in a DAB converter is shown in Figure 6.7. The operation mode can decide if the regulated objective is the output voltage, output current, or output power. The state machine can decide which modulation strategy is going to be implemented in the next switching cycle based on the input voltage, output voltage, and the output of the PI controller, which is the phase shift between the primary side and the secondary side. The boundary conditions discussed above can specify when it is necessary to switch modulation strategies. Then, based on the modulation strategy and the phase shifts in the current and next switching periods, the compensated duty cycle is calculated. A PWM generator will provide square waveforms for all switches with a $50 \%$ duty cycle. Modified duty cycles will then be applied to certain switches. Finally, a microcontroller generates PWM signals to all switches.

The detailed duty-cycle calculation and compensation process are shown in Figure 6.8. In Figure 6.8 (a), as mentioned above, when the modulation strategy switches to another one, the duty-cycle compensation method is going to be triggered. An example of the modification for $S_{1}$ and $S_{2}$ is shown in Figure 6.8 (b). The duty cycle of $S_{1}$ is enlarged resulting in the time interval between $\mathrm{t}_{0}$ and $\mathrm{t}_{1}$ being reduced.

### 6.6 Experimental Verification

To validate the proposed modulation, the experiments are carried out based on the test conditions shown in Table 6.1. Without the duty-cycle compensation method, Figure 6.9
(a) shows that the current spike in the transformer appears when the load current suddenly


Figure 6.7. Structure of the control loop in DAB.


Figure 6.8. Duty-cycle compensation method: (a) calculation of duty cycle; (b) implementation of compensation duty cycle.


Figure 6.9. Transformer current spike when step change of phase shift happens, without the duty cycle compensation: (a) from TPS to SPS; (b) from SPS to TPS.
increases. The maximum current during the load transient is 12 A , which is 5 A higher than the current at the steady-state current. Figure 6.9 (b) shows the negative current DC offset in the transformer when the load current suddenly decreases. The transformer current DC offset in the next switching cycle after the load transient is around 3A.

For the load transient with the modulations switching between TPS and DPS, the proposed modulation strategy does not have the transformer current spike even without considering any active compensation. For the load transient between TPS/DPS and SPS, with the designed active compensation method the potential transformer current spike is also eliminated. The experiment results are shown in Figure 6.10 (a) $\sim(\mathrm{f})$. The experimental results are shown in Figure 6.11 (a) and (b) are the experiments during the load transient when $\mathrm{V}_{\mathrm{in}}=\mathrm{n} \mathrm{V}_{\mathrm{o}}$. In all the experiments, the primary-side switches can realize ZVS no matter the load condition within the wide secondary-side voltage range.

### 6.7 Conclusion

The transformer current spike is a common issue during the load transient in the DAB converter. The special compensation methods are developed in the previous research by adjusting the certain switches' duty cycle to mitigate the current spike. Especially, when using MPS modulation to improve the steady-state performance, the compensation method becomes much more complicated because of the different transformer current, which is independent of the steady-state operation. In this chapter, the elimination of the transformer current spike is considered when designing the steady-state modulation by unifying the transformer current in DPS and TPS modulation. In this case, there is no current spike


Figure 6.10. Experimental waveforms during load transient: (a) TPS0 to PDPS1 without active compensation; (b) PDPS1 to PDPS2 without active compensation; (c) TPS0 to SPS with active compensation; (d) TPS7 to SDPS5 without active compensation; (e) TPS7 to SDPS6 without active compensation; (f) TPS7 to SPS with active compensation.


Figure 6.11. Experimental waveforms during load transient: (a) SDPS6 to SDPS5 without active compensation; (b) SDPS6 to SPS with active compensation.
fundamentally during the load transient between DPS and TPS modulations. Also, the compensation between SPS and other modulations is simplified because of the unified transformer current. Meanwhile, the proposed modulation strategy utilizes the unified current to realize ZVS for the primary-side switches throughout the whole operational range. Finally, the performance of the proposed modulation is validated by the experiments.

## Chapter 7 CONCLUSION AND FUTURE WORK

Based on the work discussed in chapters 1~6, the conclusions of this thesis are summarized below. The potential work worth exploring in the future is also discussed in this chapter.

### 7.1 Conclusions

This thesis discussed the implementation of MPS control in the DAB converter.
(1) By applying MPS control, ZVS can be realized in the full operational range. When the boundary conditions between different modulation strategies are well defined, a smooth transition can be achieved, especially in EV battery charger application which requires the pre-charge mode and charging current ramping up.
(2) Accurate ZVS current and dead-time settings have been realized. When using MPS control, the inner phase shift can be applied to the primary-side H -bridge or the secondaryside H -bridge. For a single switch, the resonant loop is different when modulation strategies are different. To analyze the ZVS transition, H-bridge is used as the basic unit. Typically, there are three basic resonant loops with the different minimum required inductor energy to finish the ZVS transition. Therefore, the minimum required inductor energy and the ZVS transition time vary with switching patterns.
(3) An analytical model of the CMV of the DAB converter has been built. With the MPS control, DPS modulation can generate a three-level waveform at input and output, and TPS modulation can generate a five-level waveform, as the CMV. The transformer parasitic capacitance then acts as the bridge to couple the different common-mode loops. As a result,
the primary H-bridge dominates the input CMV, and the secondary H-bridge dominates the output CMV. Based on the parasitic capacitances of the DAB prototype, the analytical CM model is derived, which is used to analyze the CM performance of the different modulations and predict the CMI spectrum. To meet the standard for the EV battery charger, the CM choke is also designed for the MPS modulation.
(4) The elimination of the transformer current spike during the load transients is achieved by unifying the transformer current in all modulation modes. There is no current spike fundamentally during the load transient between DPS and TPS modulations. Also, the compensation between SPS and other modulations can be simplified because of the unified transformer current. Meanwhile, the proposed modulation strategy utilizes the unified current to realize ZVS for the primary-side switches through the whole operational range.

### 7.2 Future Work

The work discussed in this thesis is mainly focused on the MPS modulation in the DAB converter, including smooth transition, basic ZVS current setting, CM performance modeling, and the stability during the load transient. Still, there are more valuable topics worth being investigated. For instance, to improve the dynamic response and the control system stability, the small-signal model for DAB using MPS modulation is also important.

### 7.2.1 Small-signal Model for MPS Modulation

There are several modeling methods of SPS control already, including the averaged model [154], the fundamental frequency model [155], the generalized model [156, 157],
and so on. The small-signal models for DPS and TPS are also discussed [124, 158]. The averaged method is a simple way to build the system transfer function when the designed control bandwidth is lower than the sampling frequency or the switching frequency. The generalized method is a more accurate way to build the small-signal model even at high control bandwidth. At the same time, more detailed elements in the converter need to be considered, for example, the parasitic parameters in the loop and the delay caused by the digital controller.

By using the averaged modeling method, the magnitude of the transfer function in the Bode plot at the low frequency is shown in Figure 7.1. If using SPS modulation for the whole operational area, the magnitude is shown in Figure 7.1 (a). If applying the MPS modulation proposed in Chapter 3, the magnitude throughout the whole operational range is shown in Figure 7.1 (b). The magnitude becomes discontinuous at the boundary between the different modulation strategies, which can bring a challenge when designing the compensator. With a more accurate generalized method and the utilization of different modulation strategies, to operate the DAB converter with higher control bandwidth the small-signal model throughout the whole operation range hasn't been addressed yet, and may bring more challenges to the control loop design.

### 7.2.2 Voltage Balancing Control for DAB Converter with Input-Series-OutputParallel

For the applications with the high input voltage and the high output current, the input-series-Output-Parallel (ISOP) structure can help to release the higher voltage stress at the


Figure 7.1. Magnitude of the averaged small-signal model at 100Hz: (a) SPS; (b) MPS [124].
input and share the load current at the output. For a medium-voltage system shown in Figure 2.28, MV DC can be as high as 25 kV and the LV DC bus is around 1000 V . Even when using $10 \mathrm{kV} \mathrm{SiC} \mathrm{MOSFET}$,at least 4 H -bridges need to be series on the primary side. For a 200 kW power rating, 4 H -bridges need to be paralleled to increase the current capability. Figure 7.2 shows the example of three DAB converters with an ISOP structure. For ISOP structure, except for the control algorithm for a single DAB converter mentioned above, the voltage balancing control is necessary to make sure that each DAB converter can operate at the rated circumstance. For the safety concern, usually, the input voltage is selected as the feedback for the power balancing control, because the over voltage of the devices can damage the devices immediately. The previous literature has addressed different voltage balancing methods including the leader and follower method [159], central controller method [160-162], and self-balancing method [163, 164]. The central controller method is the most commonly used method, which is more flexible and reliable as shown in Figure 7.3. The detailed control-loop structure for the voltage balancing control is shown in Figure 7.4. The output current control is regulating the overall output power by sensing the total output current. Each input voltage is also sampled for the voltage balancing loop. The proposed control method can make sure that the power flowing through each DAB converter is the same. The influence of the relationship between the current loop bandwidth and the voltage loop bandwidth on the stability analysis and dynamic response has not been addressed yet, which is also an important topic. Because the load transient can introduce the extra voltage unbalance.


Figure 7.2. Topology of the DAB ISOP DC-DC converter [161].


Figure 7.3. Example of the central controller method.


Figure 7.4. Control-loop for ISOP DAB converters.

## LIST OF REFERENCES

[1] U.S. energy facts explained [Online]. Available: https://www.eia.gov/energyexplained/us-energy-facts/
[2] B. CHAPPELL. Renewable Energy Growth Rate Up 45\% Worldwide In 2020; IEA $\begin{array}{llll}\text { Sees } & \text { New } & \text { Normal' } & \text { [Online]. }\end{array}$ https://www.npr.org/2021/05/11/995849954/renewable-energy-capacity-jumped-45-worldwide-in-2020-iea-sees-new-normal
[3] Use of electricity [Online]. Available: https://www.eia.gov/energyexplained/electricity/use-of-electricity.php
[4] TODAY
IN
ENERGY
[Online].
Available: https://www.eia.gov/todayinenergy/detail.php?id=46676
[5] Global electric car sales set for further strong growth after $40 \%$ rise in 2020 [Online]. Available: https://www.iea.org/news/global-electric-car-sales-set-for-further-strong-growth-after-40-rise-in-2020
[6] On-Board
Charger
[Online].
Available: https://www.evexpert.eu/eshop1/knowledge-center/on-board-charger
[7] Global electric passenger car stock, 2010-2020 [Online]. Available: https://www.iea.org/data-and-statistics/charts/global-electric-passenger-car-stock-2010-2020
[8] Deliver Power More Efficiently With On Board And Off Board Charging Systems [Online]. Available: https://www.wolfspeed.com/knowledge-
center/article/deliver-power-more-efficiently-with-on-board-and-off-board-charging-systems
[9] Electric vehicle (EV) on-board chargers [Online]. Available: https://www.avnet.com/wps/portal/abacus/solutions/markets/automotive-and-transportation/automotive/power-train-and-ev-hc-phev-systems/ev-on-boardchargers/
[10] M. Kerler, P. Burda, M. Baumann, and M. Lienkamp, "A concept of a high-energy, low-voltage EV battery pack," in 2014 IEEE International Electric Vehicle Conference (IEVC), 2014, pp. 1-8: IEEE.
[11] F. Krismer and J. W. Kolar, "Efficiency-optimized high-current dual active bridge converter for automotive applications," IEEE Transactions on Industrial Electronics, vol. 59, no. 7, pp. 2745-2760, 2011.
[12] J. Lu et al., "Applying Variable-Switching-Frequency Variable-Phase-Shift Control and E-Mode GaN HEMTs to an Indirect Matrix Converter-Based EV Battery Charger," IEEE Transactions on Transportation Electrification, vol. 3, no. 3, pp. 554-564, 2017.
[13] J. Lu et al., "A Modular-Designed Three-Phase High-Efficiency High-PowerDensity EV Battery Charger Using Dual/Triple-Phase-Shift Control," IEEE Transactions on Power Electronics, vol. 33, no. 9, pp. 8091-8100, 2018.
[14] E. Maker. Taking Charge of Electric Vehicle Battery Charging [Online]. Available: https://electronicsmaker.com/taking-charge-of-electric-vehicle-battery-charging
[15] S. Wang et al., "Multi-function Capability of SiC Bidirectional Portable Chargers for Electric Vehicles," IEEE Journal of Emerging and Selected Topics in Power Electronics, 2021.
[16] J.-S. Lai, L. Zhang, Z. Zahid, N.-H. Tseng, C.-S. Lee, and C.-H. Lin, "A highefficiency 3.3-kW bidirectional on-board charger," in 2015 IEEE 2nd International Future Energy Electronics Conference (IFEEC), 2015, pp. 1-5: IEEE.
[17] W. Guo, H. Bai, G. Szatmari-Voicu, A. Taylor, J. Patterson, and J. Kane, "A 10kW 97\%-efficiency LLC resonant DC/DC converter with wide range of output voltage for the battery chargers in Plug-in Hybrid Electric Vehicles," in 2012 IEEE Transportation Electrification Conference and Expo (ITEC), 2012, pp. 1-4: IEEE.
[18] J. Min and M. Ordonez, "Bidirectional resonant CLLC charger for wide battery voltage range: Asymmetric parameters methodology," IEEE Transactions on Power Electronics, vol. 36, no. 6, pp. 6662-6673, 2020.
[19] C. Mi, H. Bai, C. Wang, and S. Gargies, "Operation, design and control of dual H-bridge-based isolated bidirectional DC-DC converter," IET Power Electronics, vol. 1, no. 4, 2008.
[20] J. Everts, F. Krismer, J. Van den Keybus, J. Driesen, and J. W. Kolar, "Optimal ZVS modulation of single-phase single-stage bidirectional DAB AC-DC converters," IEEE Transactions on Power Electronics, vol. 29, no. 8, pp. 39543970, 2013.
[21] R. Ramachandran, J. Nielsen, M. Nymand, N. Nageler, and R. Eisele, "A 20 kW High Power Density Isolated DC-DC Converter for an On-board Battery Charger utilizing Very-low Inductive SiC Power Modules," in 2020 IEEE Applied Power Electronics Conference and Exposition (APEC), 2020, pp. 3503-3507: IEEE. B. M. Kumar, A. Kumar, A. Bhat, and P. Agarwal, "Comparative study of dual active bridge isolated DC to DC converter with single phase shift and dual phase shift control techniques," in 2017 Recent Developments in Control, Automation \& Power Engineering (RDCAPE), 2017, pp. 453-458: IEEE.
[23] Z. Haihua and A. M. Khambadkone, "Hybrid modulation for dual active bridge bidirectional converter with extended power range for ultracapacitor application," in 2008 IEEE Industry Applications Society Annual Meeting, 2008, pp. 1-8: IEEE.
[24] Y.-W. Cho, W.-J. Cha, J.-M. Kwon, and B.-H. J. I. T. o. P. E. Kwon, "Highefficiency bidirectional DAB inverter using a novel hybrid modulation for standalone power generating system with low input voltage," vol. 31, no. 6, pp. 41384147, 2015.
[25] Y. Zhang, O. Akeyo, J. He, and D. M. Ionel, "On the Control of a Solid State Transformer for Multi-MW Utility-Scale PV-Battery Systems," in 2019 IEEE Energy Conversion Congress and Exposition (ECCE), 2019, pp. 6481-6486: IEEE.
[26] A. Q. Huang, "Medium-voltage solid-state transformer: Technology for a smarter and resilient grid," IEEE Industrial Electronics Magazine, vol. 10, no. 3, pp. 29-42, 2016.
[27] P. Roussel, "SiC market and industry update," in Int. SiC Power Electron. Appl. Workshop, Kista, Sweden, 2011.
[28] L. Gant, S. Banerjee, X. Zhang, G. Sheh, A. Lemmon, and A. Shahabi, "System Level Comparison of Si IGBTs and SiC MOSFETs," in PCIM Europe 2017; International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management, 2017, pp. 1-8: VDE.
[29] SiC Power Devices and Modues Application Note [Online]. Available: https://fscdn.rohm.com/en/products/databook/applinote/discrete/sic/common/sic_ appli-e.pdf
[30] M. Y. El-Shafie and N. H. Fuengwarodsakul, "Study on Loss and Size Reduction of Active Rectifier for 22kW EV Chargers Using SiC Technology," in 2018 IEEE Transportation Electrification Conference and Expo, ASia-Pacific (ITEC ASiaPacific), 2018, pp. 1-5: IEEE.
[31] B. Whitaker et al., "A high-density, high-efficiency, isolated on-board vehicle battery charger utilizing silicon carbide power devices," IEEE Transactions on Power Electronics, vol. 29, no. 5, pp. 2606-2617, 2013.
[32] Z. Zhang, B. Guo, F. F. Wang, E. A. Jones, L. M. Tolbert, and B. J. Blalock, "Methodology for wide band-gap device dynamic characterization," IEEE Transactions on Power Electronics, vol. 32, no. 12, pp. 9307-9318, 2017.
[33] A. Lemmon, M. Mazzola, J. Gafford, and C. Parker, "Instability in half-bridge circuits switched with wide band-gap transistors," IEEE Transactions on Power Electronics, vol. 29, no. 5, pp. 2380-2392, 2013.
[34] Y. Ou, D. Zhu, J. Fu, and Z. Yu, "Analysis of Phase-leg Crosstalk Problem of Three-phase PMSM Driver with SiC MOSFETs," in 2019 2nd International Conference on Information Systems and Computer Aided Education (ICISCAE), 2019, pp. 47-51: IEEE.
[35] F. Roccaforte, G. Greco, and P. Fiorenza, "Processing issues in SiC and GaN power devices technology: the cases of 4H-SiC planar MOSFET and recessed hybrid GaN MISHEMT," in 2018 International Semiconductor Conference (CAS), 2018, pp. 716: IEEE.
[36] M. R. Ezgi Dogmus, Ana Villamor, Amine Allouche. Electric Vehicles: Silicon Carbide (SiC) era has just begun [Online]. Available: https://www.i-micronews.com/electric-vehicles-silicon-carbide-sic-era-has-just-begun/
[37] M. Liang, T. Q. Zheng, and Y. Li, "Performance evaluation of sic mosfet, si coolmos and igbt," in 2014 International Power Electronics and Application Conference and Exposition, 2014, pp. 1369-1373: IEEE.
[38] J. Yang, G. Feng, L. Huadong, and C. Suhong, "Characterization and detailed analysis of the crosstalk with SiC MOSFET," in 2018 1st Workshop on Wide Bandgap Power Devices and Applications in Asia (WiPDA Asia), 2018, pp. 239243: IEEE.
[39] C. Li et al., "High off-state impedance gate driver of SiC MOSFETs for crosstalk voltage elimination considering common-source inductance," IEEE Transactions on Power Electronics, vol. 35, no. 3, pp. 2999-3011, 2019.
[40] H. Gui, "Methodology to Improve Switching Speed of SiC MOSFETs in Hard Switching Applications," 2020.
[41] S. De Caro et al., "Motor overvoltage mitigation on SiC MOSFET drives exploiting an open-end winding configuration," IEEE Transactions on Power Electronics, vol. 34, no. 11, pp. 11128-11138, 2019.
C. Bi, H. Ou, Q. Kang, R. Li, and L. Cheng, "A Novel Driver Circuit on Crosstalk Suppression in SiC MOSFETs," in 2021 IEEE International Symposium on Circuits and Systems (ISCAS), 2021, pp. 1-5: IEEE.
[43] A. N. Lemmon, R. Cuzner, J. Gafford, R. Hosseini, A. D. Brovont, and M. S. Mazzola, "Methodology for characterization of common-mode conducted electromagnetic emissions in wide-bandgap converters for ungrounded shipboard applications," IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 6, no. 1, pp. 300-314, 2017.
[44] P. Matthews. Overcoming EMI in Electric Vehicle Applications [Online]. Available: https://blog.knowlescapacitors.com/blog/overcoming-emi-in-electric-vehicle-applications
[45] "CISPR 25: Vehicles Boats and Internal Combustion Engines-Radio Disturbance Characteristics—Limits and Methods of Measurements for the Protection of Onboard Receivers," 2008.
[46] CISPR 22: Information technology equipment-Radio disturbance characteristicsLimits and methods of measurement 2006.
[47] S. Liu, H. Lin, T. Wang, and C. Liu, "Design of Drive Parameters Considering Crosstalk Suppression for SiC MOSFET Applications," in 2019 IEEE Energy Conversion Congress and Exposition (ECCE), 2019, pp. 3281-3286: IEEE. P. Wang, L. Zhang, X. Lu, H. Sun, W. Wang, and D. Xu, "An improved active crosstalk suppression method for high-speed SiC MOSFETs," IEEE Transactions on Industry Applications, vol. 55, no. 6, pp. 7736-7744, 2019.
J. Zhao, L. Wu, Z. Li, Z. Chen, and G. Chen, "Analysis and Suppression for Crosstalk in SiC MOSFET Turn-off Transient," in 2020 IEEE 9th International Power Electronics and Motion Control Conference (IPEMC2020-ECCE Asia), 2020, pp. 1145-1150: IEEE.
[50] A. K. Jain and R. Ayyanar, "PWM control of dual active bridge: Comprehensive analysis and experimental verification," IEEE transactions on power electronics, vol. 26, no. 4, pp. 1215-1227, 2010.
[51] H. Tao, A. Kotsopoulos, J. L. Duarte, and M. A. Hendrix, "Transformer-coupled multiport ZVS bidirectional DC-DC converter with wide input range," IEEE transactions on power electronics, vol. 23, no. 2, pp. 771-781, 2008.
[52] J. Everts, J. Van den Keybus, and J. Driesen, "Switching control strategy to extend the ZVS operating range of a Dual Active Bridge AC/DC converter," in 2011 IEEE Energy Conversion Congress and Exposition, 2011, pp. 4107-4114: IEEE.
[53] K. Vangen, T. Melaa, and A. K. Adnanes, "Soft-switched high-frequency, high power DC/AC converter with IGBT," in PESC'92 Record. 23rd Annual IEEE Power Electronics Specialists Conference, 1992, pp. 26-33: IEEE.
[54] G. Guidi, A. Kawamura, Y. Sasaki, and T. Imakubo, "Dual active bridge modulation with complete zero voltage switching taking resonant transitions into account," EPE Journal, vol. 22, no. 1, pp. 5-12, 2012.
[55] Z. Shen, R. Burgos, D. Boroyevich, and F. Wang, "Soft-switching capability analysis of a dual active bridge dc-dc converter," in 2009 IEEE Electric Ship Technologies Symposium, 2009, pp. 334-339: IEEE.
[56] G. Xu, D. Sha, J. Zhang, and X. Liao, "Unified boundary trapezoidal modulation control utilizing fixed duty cycle compensation and magnetizing current design for dual active bridge DC-DC converter," IEEE Transactions on Power Electronics, vol. 32, no. 3, pp. 2243-2252, 2016.
[57] M. Kheraluwala, R. W. Gascoigne, D. M. Divan, and E. D. Baumann, "Performance characterization of a high-power dual active bridge DC-to-DC converter," IEEE Transactions on industry applications, vol. 28, no. 6, pp. 12941301, 1992.
[58] G. Oggier, G. O. Garcia, and A. R. Oliva, "Modulation strategy to operate the dual active bridge DC-DC converter under soft switching in the whole operating range," IEEE Transactions on Power Electronics, vol. 26, no. 4, pp. 1228-1236, 2010.
[59] Z. Guo, "Modulation Scheme of Dual Active Bridge Converter for Seamless Transitions in Multiworking Modes Compromising ZVS and Conduction Loss," IEEE Transactions on Industrial Electronics, vol. 67, no. 9, pp. 7399-7409, 2019.
[60] T. Instruments, "Phase-shifted full-bridge, zero-voltage transition design considerations," Application Report SLUA107A, 2011.
[61] U. Kundu, K. Yenduri, and P. Sensarma, "Accurate ZVS analysis for magnetic design and efficiency improvement of full-bridge LLC resonant converter," IEEE Transactions on Power Electronics, vol. 32, no. 3, pp. 1703-1706, 2016.
[62] D. Costinett, D. Maksimovic, and R. Zane, "Circuit-oriented treatment of nonlinear capacitances in switched-mode power supplies," IEEE Transactions on Power Electronics, vol. 30, no. 2, pp. 985-995, 2014.
[63] M. Kasper, R. M. Burkart, G. Deboy, and J. W. Kolar, "ZVS of power MOSFETs revisited," IEEE Transactions on Power Electronics, vol. 31, no. 12, pp. 80638067, 2016.
[64] Z. Zhang, Y. Xiao, M. A. Andersen, and K. J. I. T. o. P. E. Sun, "Impact on ZVS Operation by Splitting Inductance to Both Sides of Transformer for $1-\mathrm{MHz} \mathrm{GaN}$ Based DAB Converter," 2020.
[65] B. Zhao, Q. Yu, and W. Sun, "Extended-phase-shift control of isolated bidirectional DC-DC converter for power distribution in microgrid," IEEE Transactions on Power Electronics, vol. 27, no. 11, pp. 4667-4680, 2011.
[66] F. Krismer, S. Round, and J. W. Kolar, "Performance optimization of a high current dual active bridge with a wide operating voltage range," in 2006 37th IEEE Power Electronics Specialists Conference, 2006, pp. 1-7: IEEE.
[67] B. Zhao, Q. Yu, and W. Sun, "Extended-Phase-Shift Control of Isolated Bidirectional DC-DC Converter for Power Distribution in Microgrid," IEEE Transactions on Power Electronics, vol. 27, no. 11, pp. 4667-4680, 2012.
[68] B. Zhao, Q. Song, W. Liu, and W. Sun, "Current-stress-optimized switching strategy of isolated bidirectional DC-DC converter with dual-phase-shift control," IEEE Transactions on Industrial Electronics, vol. 60, no. 10, pp. 4458-4467, 2012.
[69] A. Rodriguez, A. Vazquez, D. G. Lamar, M. M. Hernando, and J. Sebastian, "Different purpose design strategies and techniques to improve the performance of a dual active bridge with phase-shift control," IEEE Transactions on Power Electronics, vol. 30, no. 2, pp. 790-804, 2014.
[70] S. Bal, A. K. Rathore, and D. Srinivasan, "Comprehensive study and analysis of naturally commutated Current-Fed Dual Active Bridge PWM DC/DC converter," in IECON 2016-42nd Annual Conference of the IEEE Industrial Electronics Society, 2016, pp. 4382-4388: IEEE.
[71] J. Everts, "Closed-form solution for efficient ZVS modulation of DAB converters," IEEE transactions on Power Electronics, vol. 32, no. 10, pp. 7561-7576, 2016.
[72] B. Hua and C. Mi, "Eliminate Reactive Power and Increase System Efficiency of Isolated Bidirectional Dual-Active-Bridge DC-DC Converters Using Novel Dual-Phase-Shift Control," IEEE Transactions on Power Electronics, vol. 23, no. 6, pp. 2905-2914, 2008.
[73] A. Jafari, M. S. Nikoo, F. Karakaya, and E. Matioli, "Enhanced DAB for efficiency preservation using adjustable-tap high-frequency transformer," IEEE Transactions on Power Electronics, vol. 35, no. 7, pp. 6673-6677, 2019.
[74] Y.-W. Cho, W.-J. Cha, J.-M. Kwon, and B.-H. Kwon, "High-efficiency bidirectional DAB inverter using a novel hybrid modulation for stand-alone power generating system with low input voltage," IEEE Transactions on Power Electronics, vol. 31, no. 6, pp. 4138-4147, 2015.
[75] M. Zheng, H. Wen, and Q. Bu, "Dynamic Response Improvement for DAB Converter with Constant Power Load under Extended-Phase-Shift Control Based on Trajectory Control," in 2020 IEEE 9th International Power Electronics and Motion Control Conference (IPEMC2020-ECCE Asia), pp. 840-845: IEEE.
[76] W. Song, N. Hou, and M. Wu, "Virtual direct power control scheme of dual active bridge DC-DC converters for fast dynamic response," IEEE Transactions on Power Electronics, vol. 33, no. 2, pp. 1750-1759, 2017.
[77] F. An, W. Song, B. Yu, and K. Yang, "Model predictive control with power selfbalancing of the output parallel $\mathrm{DAB} \mathrm{DC}-\mathrm{DC}$ converters in power electronic traction transformer," IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 6, no. 4, pp. 1806-1818, 2018.
[78] B. Dwiza and J. Kalaiselvi, "Analytical approach for common mode EMI noise analysis in dual active bridge converter," in IECON 2020 The 46th Annual Conference of the IEEE Industrial Electronics Society, 2020, pp. 1279-1284: IEEE.
[79] H. Nie, Y. Bai, Q. Cheng, and M. J. Scott, "Evaluation of conducted EMI in GaN and Si based isolated dc/dc converters," in 2019 IEEE 7th Workshop on Wide Bandgap Power Devices and Applications (WiPDA), 2019, pp. 251-254: IEEE.
[80] D. Han, S. Li, Y. Wu, W. Choi, and B. Sarlioglu, "Comparative analysis on conducted CM EMI emission of motor drives: WBG versus Si devices," IEEE Transactions on Industrial Electronics, vol. 64, no. 10, pp. 8353-8363, 2017.
[81] Z. Zhang, F. Wang, L. M. Tolbert, and B. J. Blalock, "Active gate driver for crosstalk suppression of SiC devices in a phase-leg configuration," IEEE Transactions on Power Electronics, vol. 29, no. 4, pp. 1986-1997, 2013.
[82] G. G. Oggier, G. O. Garcia, and A. R. Oliva, "Modulation strategy to operate the dual active bridge DC-DC converter under soft switching in the whole operating range," IEEE Transactions on Power Electronics, vol. 26, no. 4, pp. 1228-1236, 2011.
[83] G. G. Oggier, G. O. GarcÍa, and A. R. Oliva, "Switching Control Strategy to Minimize Dual Active Bridge Converter Losses," IEEE Transactions on Power Electronics, vol. 24, no. 7, pp. 1826-1838, 2009.
[84] J. Everts, F. Krismer, J. Van den Keybus, J. Driesen, and J. W. Kolar, "Optimal ZVS Modulation of Single-Phase Single-Stage Bidirectional DAB AC-DC Converters," IEEE Transactions on Power Electronics, vol. 29, no. 8, pp. 39543970, 2014.
[85] S. Dutta and S. Bhattacharya, "A method to measure the DC bias in high frequency isolation transformer of the dual active bridge DC to DC converter and its removal using current injection and PWM switching," in 2014 IEEE Energy Conversion Congress and Exposition (ECCE), 2014, pp. 1134-1139: IEEE.
[86] B. Zhao, Q. Song, W. Liu, and Y. J. I. T. o. p. e. Zhao, "Transient DC bias and current impact effects of high-frequency-isolated bidirectional DC-DC converter in practice," vol. 31, no. 4, pp. 3203-3216, 2015. B. Zhao, Q. Song, W. Liu, and Y. Sun, "Overview of dual-active-bridge isolated bidirectional DC-DC converter for high-frequency-link power-conversion system," IEEE Transactions on Power Electronics, vol. 29, no. 8, pp. 4091-4106, 2013.
[88] F. Krismer and J. W. Kolar, "Closed Form Solution for Minimum Conduction Loss Modulation of DAB Converters," IEEE Transactions on Power Electronics, vol. 27, no. 1, pp. 174-188, 2012.
[89] G. Xu, D. Sha, J. Zhang, and X. Liao, "Unified Boundary Trapezoidal Modulation Control Utilizing Fixed Duty Cycle Compensation and Magnetizing Current Design for Dual Active Bridge DC-DC Converter," IEEE Transactions on Power Electronics, vol. 32, no. 3, pp. 2243-2252, 2017.
[90] M. Kasper, R. Burkat, F. Deboy, and J. Kolar, "ZVS of Power MOSFETs Revisited," IEEE Transactions on Power Electronics, pp. 1-1, 2016.
[91] F. Yazdani and M. Zolghadri, "Design of dual active bridge isolated bi-directional DC converter based on current stress optimization," in 2017 8th Power Electronics, Drive Systems \& Technologies Conference (PEDSTC), 2017, pp. 247-252: IEEE.
[92] G. G. Oggier and M. Ordonez, "Boundary Control of Full-Bridge ZVS: Natural Switching Surface for Transient and Steady-State Operation," IEEE Transactions on Industrial Electronics, vol. 61, no. 2, pp. 969-979, 2014.
[93] V. Karthikeyan and R. Gupta, "Closed-loop control of isolated dual active bridge converter using dual phase shift modulation," in IECON 2015-41st Annual Conference of the IEEE Industrial Electronics Society, 2015, pp. 002800-002805: IEEE.
[94] A. K. Das and B. G. Fernandes, "Fully ZVS, Minimum RMS Current Operation of Isolated Dual Active Bridge DC-DC Converter Employing Dual Phase-Shift Control," in 2019 21st European Conference on Power Electronics and Applications (EPE'19 ECCE Europe), 2019, pp. P. 1-P. 10: IEEE.
[95] CREE, "C2M0025120D datasheet," CREE, Ed., ed, 2014.
[96] H. Wen, W. Xiao, and B. Su, "Nonactive power loss minimization in a bidirectional isolated DC-DC converter for distributed power systems," IEEE Transactions on Industrial Electronics, vol. 61, no. 12, pp. 6822-6831, 2014.
[97] R. Naayagi, A. Forsyth, and R. Shuttleworth, "Performance analysis of extended phase-shift control of DAB DC-DC converter for aerospace energy storage system," in 2015 IEEE 11th International Conference on Power Electronics and Drive Systems, 2015, pp. 514-517: IEEE.
[98] H. Wen and J. Chen, "Control and efficiency optimization of dual-active-bridge dc/dc converter," in 2016 IEEE international conference on power electronics, drives and energy systems (PEDES), 2016, pp. 1-6: IEEE.
[99] A. Taylor, G. Liu, H. Bai, A. Brown, P. M. Johnson, and M. McAmmond, "Multiple-phase-shift control for a dual active bridge to secure zero-voltage switching and enhance light-load performance," IEEE Transactions on Power Electronics, vol. 33, no. 6, pp. 4584-4588, 2017.
[100] R. Piveta, H. C. Sartori, L. Roggia, and J. R. Pinheiro, "Circulating current mitigation in Dual Active Bridge converter," in 2015 IEEE 13th Brazilian Power Electronics Conference and 1st Southern Power Electronics Conference (COBEP/SPEC), 2015, pp. 1-6: IEEE.
[101] Y. Yan, H. Bai, A. Foote, and W. Wang, "Securing Full-Power-Range ZeroVoltage Switching in Both Steady-State and Transient Operations for a Dual-

Active-Bridge-Based Bidirectional Electric Vehicle Charger," IEEE Transactions on Power Electronics, vol. 35, no. 7, pp. 7506-7519, 2019.
[102] C. Nan and R. Ayyanar, "Dual active bridge converter with PWM control for solid state transformer application," in 2013 IEEE Energy Conversion Congress and Exposition, 2013, pp. 4747-4753: IEEE.
[103] Z. J. I. T. o. I. E. Guo, "Modulation Scheme of Dual Active Bridge Converter for Seamless Transitions in Multiworking Modes Compromising ZVS and Conduction Loss," vol. 67, no. 9, pp. 7399-7409, 2019.
[104] Y. Cui, R. Hou, P. Malysz, and A. Emadi, "Improved combined modulation strategy for dual active bridge converter in electrified vehicles," in 2017 IEEE Transportation Electrification Conference and Expo (ITEC), 2017, pp. 101-107: IEEE.
[105] A. Garcia-Bediaga, I. Villar, A. Rujas, and L. J. I. P. E. Mir, "DAB modulation schema with extended ZVS region for applications with wide input/output voltage," vol. 11, no. 13, pp. 2109-2116, 2018.
[106] J. Qiu, K. Shen, A. Tong, L. Hang, and J. Liao, "Unified ZVS strategy for DAB with triple-phase-shift modulation in boost mode," The Journal of Engineering, vol. 2019, no. 18, pp. 4906-4910, 2019.
[107] T. Hirose, M. Takasaki, and Y. Ishizuka, "A power efficiency improvement technique for a bidirectional dual active bridge DC-DC converter at light load," IEEE Transactions on Industry Applications, vol. 50, no. 6, pp. 4047-4055, 2014.
[108] K. Yan, H. Wang, and G. Wang, "A novel switching strategy for isolated Dual-active-bridge converter," in 2014 International Power Electronics and Application Conference and Exposition, 2014, pp. 1032-1037: IEEE.
[109] D. Mou et al., "Hybrid duty modulation for dual active bridge converter to minimize RMS current and extend soft-switching range using the frequency domain analysis," IEEE Transactions on Power Electronics, vol. 36, no. 4, pp. 4738-4751, 2020.
[110] G. de Freitas Lima, Y. Lembeye, F. Ndagijimana, and J.-C. Crebier, "Modeling of a DAB under phase-shift modulation for design and DM input current filter optimization," in 2020 22nd European Conference on Power Electronics and Applications (EPE'20 ECCE Europe), 2020, pp. P. 1-P. 10: IEEE.
[111] F. Feng, H. B. Gooi, and U. Manandhar, "Comparison of SPS, DPS And CTPS Modulations with Full Consideration of Stability of DAB Converters with Input LC Filter," in 2021 IEEE 12th Energy Conversion Congress \& Exposition-Asia (ECCE-Asia), 2021, pp. 98-103: IEEE.
[112] K. Kostov, J. Rabkowski, and H. Nee, "Conducted EMI from SiC BJT Boost Converter and its Dependence on the Output Voltage," Current, and Heatsink Connection, ECCE Asia Downunder (ECCE Asia), IEE, 2013.
[113] B. Sun and R. Burgos, "Assessment of switching frequency impact on the prediction capability of common-mode EMI emissions of sic power converters
using unterminated behavioral models," in 2015 IEEE Applied Power Electronics Conference and Exposition (APEC), 2015, pp. 1153-1160: IEEE.
[114] D. Fu, S. Wang, P. Kong, F. C. Lee, and D. Huang, "Novel techniques to suppress the common-mode EMI noise caused by transformer parasitic capacitances in DCDC converters," IEEE Transactions on industrial electronics, vol. 60, no. 11, pp. 4968-4977, 2012.
[115] N. Wang, X. Yang, A. Zhou, and Y. Xie, "A Novel Experimental Measurement Method of Transformer Parasitic Capacitances," in 2019 10th International Conference on Power Electronics and ECCE Asia (ICPE 2019-ECCE Asia), 2019, pp. 1565-1569: IEEE.
[116] H. Zhang, S. Wang, Y. Li, Q. Wang, and D. Fu, "Two-capacitor transformer winding capacitance models for common-mode EMI noise analysis in isolated DCDC converters," IEEE Transactions on Power Electronics, vol. 32, no. 11, pp. 8458-8469, 2017.
[117] G. Buticchi, D. Barater, L. F. Costa, and M. Liserre, "A PV-inspired low-commonmode dual-active-bridge converter for aerospace applications," IEEE Transactions on Power Electronics, vol. 33, no. 12, pp. 10467-10477, 2018.
[118] S. Kumar, S. K. Voruganti, and G. Gohil, "Common-mode Current Analysis and Cancellation Technique for Dual Active Bridge Converter based DC System," in 2019 IEEE Energy Conversion Congress and Exposition (ECCE), pp. 6949-6956: IEEE.
[119] J.-S. Hong and J.-I. Ha, "Common mode current minimization of CapacitorCoupled Dual-Active-Bridge for SIPO MVDC-LVDC Distribution Converter," in IECON 2019-45th Annual Conference of the IEEE Industrial Electronics Society, 2019, vol. 1, pp. 5733-5738: IEEE.
[120] X. Huang et al., "Comprehensive Analysis and Improvement Methods of Noise Immunity of Desat Protection for High Voltage SiC MOSFETs With High DV/DT," IEEE Open Journal of Power Electronics, vol. 3, pp. 36-50, 2021.
[121] D. Costinett, D. Maksimovic, and R. Zane, "Design and Control for High Efficiency in High Step-Down Dual Active Bridge Converters Operating at High Switching Frequency," IEEE Transactions on Power Electronics, vol. 28, no. 8, pp. 39313940, 2013.
[122] H. Qin and J. W. Kimball, "Generalized average modeling of dual active bridge DC-DC converter," IEEE Transactions on Power Electronics, vol. 27, no. 4, pp. 2078-2084, 2011.
[123] L. Corradini, D. Maksimovic, P. Mattavelli, and R. Zane, Digital control of highfrequency switched-mode power converters. John Wiley \& Sons, 2015.
[124] Y. Yan and H. Bai, "Dynamic Response Analysis Based on Multiple-Phase-Shift in Dual-Active-Bridge," in 2020 IEEE Energy Conversion Congress and Exposition (ECCE), 2020, pp. 1546-1551: IEEE.
[125] S. Dutta, S. Hazra, and S. Bhattacharya, "A digital predictive current-mode controller for a single-phase high-frequency transformer-isolated dual-active
bridge DC-to-DC converter," IEEE Transactions on Industrial Electronics, vol. 63, no. 9, pp. 5943-5952, 2016.
[126] S. Shao et al., "Modeling and Advanced Control of Dual Active Bridge DC-DC Converters: A Review," IEEE Transactions on Power Electronics, 2021.
[127] J. Hu, S. Cui, D. von den Hoff, and R. W. De Doncker, "Generic dynamic phaseshift control for bidirectional dual-active bridge converters," IEEE Transactions on Power Electronics, vol. 36, no. 6, pp. 6197-6202, 2020.
[128] B. Zhao, Q. Song, W. Liu, and Y. Zhao, "Transient DC bias and current impact effects of high-frequency-isolated bidirectional DC-DC converter in practice," IEEE Transactions on Power Electronics, vol. 31, no. 4, pp. 3203-3216, 2015.
[129] N. Hou, Y. Li, Z. Quan, Y. W. Li, and A. Zhou, "Unified Fast-Dynamic DirectCurrent Control Scheme for Intermediary Inductive AC-Link Isolated DC-DC Converters," IEEE Open Journal of Power Electronics, vol. 2, pp. 383-400, 2021.
[130] S. Mu, Z. Guo, and Y. Luo, "Universal Modulation Scheme to Suppress Transient DC Bias Current in Dual Active Bridge Converters," IEEE Transactions on Power Electronics, vol. 37, no. 2, pp. 1322-1333, 2021.
[131] C. Yang, J. Wang, C. Wang, X. You, and L. Xu, "Transient DC Bias Current Reducing for Bidirectional Dual-Active-Bridge DC-DC Converter by Modifying Modulation," IEEE Transactions on Power Electronics, vol. 36, no. 11, pp. 1314913161, 2021.
[132] D. S. Gautam, F. Musavi, M. Edington, W. Eberle, and W. G. Dunford, "An automotive onboard $3.3-\mathrm{kW}$ battery charger for PHEV application," IEEE Transactions on Vehicular Technology, vol. 61, no. 8, pp. 3466-3474, 2012.
[133] F. Jauch and J. Biela, "Single-phase single-stage bidirectional isolated ZVS ACDC converter with PFC," in 2012 15th International Power Electronics and Motion Control Conference (EPE/PEMC), 2012, pp. LS5d. 1-1-LS5d. 1-8: IEEE.
[134] D.-J. Gu, Z. Zhang, Y. Wu, D. Wang, H. Gui, and L. Wang, "High efficiency LLC DCX battery chargers with sinusoidal power decoupling control," in 2016 IEEE Energy Conversion Congress and Exposition (ECCE), 2016, pp. 1-7: IEEE.
[135] Q. Yan, X. Yuan, Y. Geng, A. Charalambous, and X. Wu, "Performance evaluation of split output converters with SiC MOSFETs and SiC Schottky diodes," IEEE Transactions on Power Electronics, vol. 32, no. 1, pp. 406-422, 2016.
[136] Q. Bo, Y. Zhang, Y. Guo, and L. Wang, "Characteristic analysis and suppression of SiC MOSFET - based crosstalk for inductive power transfer systems," International Journal of Circuit Theory and Applications, vol. 49, no. 11, pp. 38453863, 2021.
[137] Arrow. Application of SiC MOSFETs in Power Converters of High Frequency and High Power Density [Online]. Available: https://www.arrow.com/en/research-and-events/articles/cree-application-of-sic-mosfets-in-power-converters-of-high-frequency-and-high-power-density
[138] L. Gong et al., "A Dynamic ZVS-Guaranteed and Seamless-Mode-Transition Modulation Scheme for the DAB Converter which Maximizes the ZVS Range and Lowers the Inductor RMS Current," IEEE Transactions on Power Electronics, 2022.
[139] S. Inoue and H. Akagi, "A Bidirectional DC-DC Converter for an Energy Storage System With Galvanic Isolation," IEEE Transactions on Power Electronics, vol. 22, no. 6, pp. 2299-2306, 2007.
[140] S. Shao, H. Chen, X. Wu, J. Zhang, and K. Sheng, "Circulating Current and ZVSon of a Dual Active Bridge DC-DC Converter: A Review," IEEE Access, vol. 7, pp. 50561-50572, 2019.
[141] D. Costinett, D. Maksimovic, and R. Zane, "Circuit-Oriented Treatment of Nonlinear Capacitances in Switched-Mode Power Supplies," IEEE Transactions on Power Electronics, vol. 30, no. 2, pp. 985-995, 2015.
[142] J. R. Macdonald and M. K. Brachman, "The charging and discharging of nonlinear capacitors," Proceedings of the IRE, vol. 43, no. 1, pp. 71-78, 1955.
[143] Y. Yan, H. Gui, and H. Bai, "Complete ZVS Analysis in Dual Active Bridge," IEEE Transactions on Power Electronics, vol. 36, no. 2, pp. 1247-1252, 2020.
[144] ROHM, "SCT3030KL," in "Datasheet," 2018.
[145] Y. Yan, Y. Huang, R. Chen, and H. Bai, "Building Common-Mode Analytical Model for Dual Active Bridge Incorporating with Different Modulation Strategies," IEEE Transactions on Power Electronics, 2021.
[146] J. Biela and J. W. Kolar, "Using transformer parasitics for resonant converters-A review of the calculation of the stray capacitance of transformers," in Fourtieth IAS Annual Meeting. Conference Record of the 2005 Industry Applications Conference, 2005., 2005, vol. 3, pp. 1868-1875: IEEE.
[147] Z. Qin, Z. Shen, F. Blaabjerg, and P. Bauer, "Modelling, Analysis and Mitigation of the Transformer Current Ringing in Dual Active Bridge Converters," in 2018 IEEE Energy Conversion Congress and Exposition (ECCE), 2018, pp. 650-655: IEEE.
[148] Y. Chu, S. Wang, Q. Wang, and R. Goswami, "Modeling and stability analysis of active/hybrid common-mode EMI filters for DC/DC power converters," in 2015 IEEE Energy Conversion Congress and Exposition (ECCE), 2015, pp. 247-254: IEEE.
[149] Littelfuse, "LSIC1MO170E1000," in "Datasheet."
[150] G. System, "GS66508T," in "Datasheet."
[151] G. DJUKANOVIC, "Aluminium Extrusions Are Winning The Race For Battery Enclosure In EVs," ed, 2019.
[152] TDK. Common-mode Filters for Automotive Power Supply Lines [Online]. Available: https://product.tdk.com/en/techlibrary/productoverview/cmf-for-power-supply.html
[153] R. KAMBHAM. Automotive High-Voltage and Isolation Leakage Measurements Reference Design [Online]. Available:
https://www.ti.com/lit/ug/tidudj6/tidudj6.pdf?ts=1655905104357\&ref_url=https\% $253 \mathrm{~A} \% 252 \mathrm{~F} \% 252 \mathrm{Fwww}$.google.com $\% 252 \mathrm{~F}$
[154] K. Zhang, Z. Shan, and J. Jatskevich, "Large-and small-signal average-value modeling of dual-active-bridge DC-DC converter considering power losses," IEEE Transactions on Power Electronics, vol. 32, no. 3, pp. 1964-1974, 2016.
[155] S. S. Shah and S. Bhattacharya, "Large \& small signal modeling of dual active bridge converter using improved first harmonic approximation," in 2017 IEEE Applied Power Electronics Conference and Exposition (APEC), 2017, pp. 11751182: IEEE.
[156] D. Costinett, D. Maksimovic, and R. Zane, "Design and control for high efficiency in high step-down dual active bridge converters operating at high switching frequency," IEEE Transactions on Power Electronics, vol. 28, no. 8, pp. 39313940, 2012.
[157] O. M. Hebala, A. A. Aboushady, K. H. Ahmed, S. Burgess, and R. Prabhu, "Generalized small-signal modelling of dual active bridge dc/dc converter," in 2018 7th International Conference on Renewable Energy Research and Applications (ICRERA), 2018, pp. 914-919: IEEE.
[158] P. Wang, X. Chen, C. Tong, P. Jia, and C. Wen, "Large-and Small-Signal AverageValue Modeling of Dual-Active-Bridge DC-DC Converter With Triple-PhaseShift Control," IEEE Transactions on Power Electronics, vol. 36, no. 8, pp. 92379250, 2021.
[159] L. Qu, D. Zhang, and Z. Bao, "Output current-differential control scheme for input-series-output-parallel-connected modular DC-DC converters," IEEE Transactions on Power Electronics, vol. 32, no. 7, pp. 5699-5711, 2016.
[160] P. Zumel et al., "Modular dual-active bridge converter architecture," IEEE Transactions on Industry Applications, vol. 52, no. 3, pp. 2444-2455, 2016.
[161] C. Luo and S. Huang, "Novel voltage balancing control strategy for dual-activebridge input-series-output-parallel DC-DC converters," IEEE Access, vol. 8, pp. 103114-103123, 2020.
[162] F. Deng, X. Zhang, X. Li, T. Lei, and T. Wang, "Decoupling control strategy for input-series output-parallel systems based on dual active bridge dc-dc converters," in 2018 9th IEEE International Symposium on Power Electronics for Distributed Generation Systems (PEDG), 2018, pp. 1-8: IEEE.
[163] W. Chen, G. Wang, X. Ruan, W. Jiang, and W. Gu, "Wireless input-voltage-sharing control strategy for input-series output-parallel (ISOP) system based on positive output-voltage gradient method," IEEE Transactions on Industrial Electronics, vol. 61, no. 11, pp. 6022-6030, 2014.
[164] G. Xu, D. Sha, and X. Liao, "Decentralized inverse-droop control for input-series-output-parallel DC-DC converters," IEEE Transactions on Power Electronics, vol. 30, no. 9, pp. 4621-4625, 2015.

## VITA

Yu Yan was born in Liaoning, China, in 1994. He received the B.S. degree in 2016 and master degree in 2018 in Electrical Engineering and Automation from Beijing Institute of Technology (BIT), Beijing, China. Now he is a PhD candidate in the Department of Electrical and Computer Engineering, University of Tennessee-Knoxville, TN, USA from 2019.

