Library and
Learning Resources

# Advanced topologies of high step-up DC-DC converters for renewable energy applications 

Ramin Rahimi

Follow this and additional works at: https://scholarsmine.mst.edu/doctoral_dissertations
Part of the Electrical and Computer Engineering Commons
Department: Electrical and Computer Engineering

## Recommended Citation

Rahimi, Ramin, "Advanced topologies of high step-up DC-DC converters for renewable energy applications" (2022). Doctoral Dissertations. 3172.
https://scholarsmine.mst.edu/doctoral_dissertations/3172

This thesis is brought to you by Scholars' Mine, a service of the Missouri S\&T Library and Learning Resources. This work is protected by U. S. Copyright Law. Unauthorized use including reproduction for redistribution requires the permission of the copyright holder. For more information, please contact scholarsmine@mst.edu.

# ADVANCED TOPOLOGIES OF HIGH STEP-UP DC-DC CONVERTERS FOR 

 RENEWABLE ENERGY APPLICATIONS byRAMIN RAHIMI
A DISSERTATION
Presented to the Graduate Faculty of the MISSOURI UNIVERSITY OF SCIENCE AND TECHNOLOGY
In Partial Fulfillment of the Requirements for the Degree DOCTOR OF PHILOSOPHY in

## ELECTRICAL ENGINEERING

$$
2022
$$

Approved by:
Mehdi Ferdowsi, Advisor
Pourya Shamsi
Jonathan Kimball
Rui Bo
Ali Rownaghi

## Ramin Rahimi

All Rights Reserved

## PUBLICATION DISSERTATION OPTION

This dissertation consists of the following five articles, formatted in the style used by the Missouri University of Science and Technology:

Paper I, found on pages 17-52 has been published in IEEE Transactions on Power Electronics.

Paper II, found on pages 53-87, has been published in IEEE Journal of Emerging and Selected Topics in Industrial Electronics.

Paper III, found on pages 88-126, has been published in IEEE Journal of Emerging and Selected Topics in Power Electronics.

Paper IV, found on pages 127-161, has been published in IEEE Access.
Paper V, found on pages 162-194, has been published in IEEE Open Journal of Power Electronics.


#### Abstract

This research is focused on developing several advanced topologies of high stepup DC-DC converters to connect low-voltage renewable energy (RE) sources, such as photovoltaic (PV) panels and fuel cells (FCs), into a high-voltage DC bus in renewable energy applications. The proposed converters are based on the combinations of various voltage-boosting (VB) techniques, including interleaved and quadratic structures, switched-capacitor (SC)-based voltage multiplier (VM) cells, and magnetically coupled inductor (CI) and built-in-transformer (BIT). The proposed converters offer outstanding features, including high voltage gain with low or medium duty cycle, a small number of components, low current and voltage stresses on the components, continuous input current with low ripple, and high efficiency. This research includes five new advanced high stepup DC-DC converters with detailed analyses. First, an interleaved converter is presented, which is based on the integration of two three-winding CIs with SC-based VM cells. Second, a dual-switch converter is proposed, which is based on the integration of a single three-winding CI with SC-based VM cells. Third, the SC-based VM cells are utilized to present three new Z-source (ZS)-based converters. Fourth, two double-winding CIs and a three-winding BIT are combined with SC-based VM cells to develop another interleaved high step-up converter. Finally, two double-winding CIs and SC-based VM cells are adopted to devise an interleaved quadratic converter with high voltage gain. The operating and steady-state analyses, design considerations, and a comparison with similar converters in the literature are provided for each converter. In addition, hardware prototypes were fabricated to verify the performance of the proposed converters.


## ACKNOWLEDGMENTS

First and foremost, I am especially grateful to my advisor, Dr. Mehdi Ferdowsi, for his support, guidance, and encouragement during my Ph.D. journey. His incredible knowledge of power electronics, excellent intuition, and accurate judgment have been the source of inspiration for my research at Missouri University of Science and Technology. The most precious thing I have learned from him is the skill of independent research. Along with Dr. Ferdowsi, I would also like to thank Dr. Pourya Shamsi for his insightful guidance.

I would also like to thank Dr. Jonathan Kimball, Dr. Rui Bo, and Dr. Ali Rownaghi for serving on my advisory committee.

I would like to dedicate this dissertation to my father's soul, who encouraged me to pursue my dreams but never lived to see this accomplishment. There are no words that can express my appreciation to him.

I present my sincere thankfulness to my dear mother for her great role in my life and her numerous sacrifices for me. Many thanks to my brothers and my sister for their support and for being truly siblings when needed. Finally, I owe my deepest gratitude to Roxana, who is my love. I am forever thankful for her unconditional love and support throughout my Ph.D. journey.

## TABLE OF CONTENTS

Page
PUBLICATION DISSERTATION OPTION ..... iii
ABSTRACT ..... iv
ACKNOWLEDGMENTS ..... v
LIST OF ILLUSTRATIONS ..... xii
LIST OF TABLES ..... xvii
SECTION

1. INTRODUCTION ..... 1
1.1. RESEARCH BACKGROUND ..... 1
1.1.1. Series Connection of RE Sources ..... 1
1.1.2. High Step-Up DC-DC Converters ..... 2
1.2. RESEARCH CONTRIBUTION ..... 12
PAPER
I. A THREE-WINDING COUPLED INDUCTOR-BASED INTERLEAVED HIGH VOLTAGE GAIN DC-DC CONVERTER FOR PHOTOVOLTAIC SYSTEMS ..... 17
ABSTRACT ..... 17
2. INTRODUCTION ..... 18
3. TOPOLOGY AND OPERATING PRINCIPLES OF THE PROPOSED CONVERTER. ..... 22
2.1. TOPOLOGY OF THE PROPOSED CONVERTER ..... 22
2.2. OPERATING PRINCIPLES OF THE PROPOSED CONVERTER ..... 23
4. STEADY-STATE ANALYSIS OF THE PROPOSED CONVERTER ..... 30
3.1. VOLTAGE STRESS ACROSS THE CAPACITORS AND VOLTAGE GAIN ..... 30
3.2. VOLTAGE STRESS ACROSS THE SEMICONDUCTOR DEVICES ..... 33
3.3. CURRENT STRESS OF THE COMPONENTS ..... 33
5. DESIGN CONSIDERATIONS ..... 34
4.1. COUPLED INDUCTOR DESIGN ..... 34
4.1.1. Limitation of Turns-Ratio. ..... 34
4.1.2. Magnetizing Inductances. ..... 35
4.1.3. Flux Density Constraint. ..... 35
4.2. LEAKAGE INDUCTANCE IMPACT AND DESIGN ..... 35
4.3. CAPACITORS DESIGN ..... 36
4.4. SEMICONDUCTOR DEVICES SELECTION ..... 37
6. COMPARATIVE STUDY ..... 37
7. LOSS ANALYSIS ..... 41
8. EXPERIMENTAL RESULTS ..... 43
9. CONCLUSION ..... 48
REFERENCES ..... 49
II. A THREE-WINDING COUPLED INDUCTOR-BASED DUAL-SWITCH HIGH STEP-UP DC-DC CONVERTER FOR PHOTOVOLTAIC SYSTEMS ..... 53
ABSTRACT ..... 53
10. INTRODUCTION ..... 54
11. CIRCUIT CONFIGURATION AND OPERATING MODES OF THE PROPOSED CONVERTER ..... 58
2.1. CIRCUIT CONFIGURATION ..... 58
2.2. OPERATING MODES OF THE PROPOSED CONVERTER ..... 60
12. STEADY-STATE ANALYSIS OF THE PROPOSED CONVERTER ..... 62
3.1. IDEAL VOLTAGE GAIN CALCULATION ..... 63
3.2. LEAKAGE INDUCTANCE EFFECT ON VOLTAGE GAIN ..... 64
3.3. VOLTAGE STRESSES OF SEMICONDUCTORS ..... 66
3.4. CURRENT STRESSES OF COMPONENTS ..... 67
13. DESIGN CONSIDERATIONS ..... 68
4.1. COUPLED INDUCTOR DESIGN ..... 68
4.2. CAPACITORS DESIGN ..... 69
14. COMPARISON STUDY ..... 70
15. LOSS ANALYSIS ..... 73
16. EXPERIMENTAL RESULTS ..... 75
17. CONCLUSION ..... 83
REFERENCES ..... 84
III. Z-SOURCE-BASED HIGH STEP-UP DC-DC CONVERTERS FOR PHOTOVOLTAIC APPLICATIONS ..... 88
ABSTRACT ..... 88
18. INTRODUCTION ..... 89
19. TOPOLOGIES AND OPERATING PRINCIPLES OF THE PROPOSED CONVERTERS ..... 94
2.1. TOPOLOGIES OF THE PROPOSED CONVERTERS ..... 94
2.2. OPERATING PRINCIPLES OF S-SCZSC ..... 96
2.3. VOLTAGE STRESSES ACROSS CAPACITORS AND VOLTAGE GAIN OF S-SCZSC ..... 98
2.4. VOLTAGES STRESSES ACROSS THE POWER SEMICONDUCTOR DEVICES FOR S-SCZSC ..... 100
2.5. CURRENT STRESSES OF THE COMPONENTS FOR S-SCZSC ..... 100
20. DESIGN CONSIDERATIONS FOR S-SCZSC ..... 103
3.1. SEMICONDUCTOR DEVICES SELECTION ..... 103
3.2. INDUCTORS DESIGN ..... 104
3.3. CAPACITORS DESIGN ..... 106
21. COMPARATIVE STUDY ..... 107
22. ANALYTICAL LOSS ANALYSIS OF THE PROPOSED S-SCZSC. ..... 110
23. EXPERIMENTAL RESULTS ..... 114
24. MPPT EVALUATION. ..... 121
25. CONCLUSION ..... 123
REFERENCES ..... 124
IV. AN INTERLEAVED HIGH STEP-UP DC-DC CONVERTER BASED ON INTEGRATION OF COUPLED INDUCTOR AND BUILT-IN TRANSFORMER WITH SWITCHED-CAPACITOR CELLS FOR RENEWABLE ENERGY APPLICATIONS ..... 127
ABSTRACT ..... 127
26. INTRODUCTION ..... 128
27. PROPOSED CONVERTER AND OPERATING MODES ..... 132
28. STEADY-STATE ANALYSIS OF THE PROPOSED CONVERTER ..... 140
3.1. VOLTAGE GAIN ..... 140
3.2. EFFECT OF LEAKAGE INDUCTANCES ON VOLTAGE GAIN ..... 143
3.3. SEMICONDUCTOR DEVICES VOLTAGE STRESSES ..... 143
3.4. COMPONENTS AVERAGE CURRENT ..... 144
29. DESIGN CONSIDERATIONS ..... 145
4.1. COUPLED INDUCTORS AND BUILT-IN TRANSFORMER DESIGN ..... 145
4.1.1. Limitation of Turns-Ratio. ..... 145
4.1.2. Magnetizing Inductances of CIs. ..... 145
4.1.3. Number of Turns of CIs' Windings. ..... 146
4.1.4. Number of Turns of CIs' Windings. ..... 146
4.2. CAPACITORS DESIGN ..... 146
30. CIRCUIT PERFORMANCE COMPARISON ..... 147
31. EXPERIMENTAL RESULTS ..... 150
32. CONCLUSION ..... 156
REFERENCES ..... 157
V. AN INTERLEAVED QUADRATIC HIGH STEP-UP DC-DC CONVERTER WITH COUPLED INDUCTOR ..... 162
ABSTRACT ..... 162
33. INTRODUCTION ..... 163
34. CONFIGURATION AND OPERATING ANALYSIS OF THE PROPOSED CONVERTER ..... 166
2.1. CONFIGURATION OF THE PROPOSED CONVERTER ..... 166
2.2. OPERATING ANALYSIS OF THE PROPOSED CONVERTER ..... 167
35. STEADY-STATE CIRCUIT PERFORMANCE ANALYSIS OF THE PROPOSED CONVERTER ..... 172
3.1. VOLTAGE GAIN DERIVATION ..... 173
3.2. VOLTAGE STRESS ON SEMICONDUCTOR DEVICES ..... 175
3.3. CURRENT STRESS OF SEMICONDUCTOR DEVICES ..... 176
36. DESIGN CONSIDERATIONS ..... 177
4.1. COUPLED INDUCTOR DESIGN. ..... 177
4.2. CAPACITORS DESIGN ..... 178
4.3. SEMICONDUCTORS SELECTION ..... 179
37. CIRCUIT PERFORMANCE COMPARISON ..... 180
38. EXPERIMENTAL RESULTS ..... 184
39. CONCLUSION ..... 190
REFERENCES ..... 191
SECTION
40. CONCLUSIONS ..... 195
BIBLIOGRAPHY ..... 198
VITA ..... 200

## LIST OF ILLUSTRATIONS

SECTION ..... Page
Figure 1.1. A typical configuration of a DC microgrid with the RE sources ..... 2
Figure 1.2. The conventional high step-up DC-DC boost converter. ..... 3
Figure 1.3. The conventional high step-up ZS DC-DC converter. ..... 4
Figure 1.4. The conventional high step-up qZS DC-DC converter. ..... 4
Figure 1.5. The cascaded high step-up DC-DC boost converter. ..... 7
Figure 1.6. The quadratic high step-up DC-DC boost converter. ..... 7
Figure 1.7. The two-phase interleaved high step-up DC-DC boost converter. ..... 8
Figure 1.8. The gating pulses of the two-phase interleaved DC-DC boost converter. ..... 8
Figure 1.9. The interleaved high step-up DC-DC converter with SC-based VM cells. ..... 9
Figure 1.10. The interleaved high step-up DC-DC converter with double-winding CIs and SC-based VM cells ..... 10
Figure 1.11. The interleaved high step-up DC-DC converter with three-winding BIT and SC-based VM cells ..... 11
Figure 1.12. The interleaved high step-up DC-DC converter with double-winding CIs, three-winding BIT, and SC-based VM cells. ..... 12
PAPER I
Figure 1. High-voltage gain DC-DC converter in a general PV system ..... 19
Figure 2. Proposed converter and its equivalent circuit ..... 22
Figure 3. Key waveforms of the proposed converter ..... 24
Figure 4. Operation modes in one switching period. ..... 25
Figure 5. The voltage gain versus turns-ratio $N$ and duty cycle $D$. ..... 31
Figure 6. The voltage gain comparison for (a) $N=1$ and (b) $N=2$. ..... 39
Figure 7. Photograph of the experimental prototype ..... 43
Figure 9. The dynamic response of the proposed converter ..... 47
Figure 10. The analytically calculated and experimentally measured efficiency curves for two different input voltages. ..... 47
Figure 11. Analytical loss breakdown of the proposed converter at the full load for two different input voltages and the same output voltage of 400 V ..... 48
PAPER II
Figure 1. General schematic of a PV generation system. ..... 55
Figure 2. Proposed high step-up DC-DC converter and its equivalent circuit ..... 59
Figure 3. Key current waveforms of the proposed converter. ..... 59
Figure 4. Equivalent circuits of the operating modes for the proposed converter ..... 60
Figure 5. The ideal voltage gain versus the duty cycle for different turns-ratios. ..... 64
Figure 6. The effect of the leakage inductance on the voltage gain of the proposed converter for $\mathrm{N}=1$ ..... 66
Figure 7. The semiconductors' normalized voltage stresses versus turns-ratio of the 3 WCI for $\mathrm{D}=0.4$. ..... 67
Figure 8. Comparison between the proposed converter and other similar converters for $N=1$ ..... 72
Figure 9. A photograph of the (a) whole experimental setup, (b) 3WCI. ..... 76
Figure 10. Experimental waveforms under full load for $V_{i n}=20 \mathrm{~V}$ and $D=0.325$ ..... 77
Figure 11. Experimental waveforms under full load for $V_{i n}=34.5 \mathrm{~V}$ and $D=0.2$ ..... 79
Figure 12. The experimental magnetizing current $\left(i_{L m}\right)$ under full load with $V_{o}=400 \mathrm{~V}$ for (a) $V_{i n}=20 \mathrm{~V}$, (b) $V_{i n}=34.5 \mathrm{~V}$. ..... 80
Figure 13. The effect of input filter on the input current ..... 80
Figure 14. The dynamic response of the output voltage for a $50 \%$ step change in the load for $V_{i n}=34.5 \mathrm{~V}$ ..... 81
Figure 15. Measured efficiency versus the output power for the output voltage of 400 V under two different input voltages of 20 V and 34.5 V . ..... 82

## Figure 16. Power loss distribution of the proposed converter for the output voltage of 400 V at full load for (a) $V_{i n}=20 \mathrm{~V}$ and (b) $V_{i n}=34.5 \mathrm{~V}$. <br> 82

## PAPER III

Figure 1. The general schematic of a PV system ..... 90
Figure 2. Topologies of the proposed ZS-based DC-DC converters. ..... 95
Figure 3. The key waveforms of proposed S-SCZSC. ..... 97
Figure 4. The equivalent circuit of the proposed S-SCZSC for (a) switching state I and (b) switching state II. ..... 97
Figure 5. The voltage gain curves for the proposed high step-up converters ..... 99
Figure 6. Comparison of the voltage gain versus the duty cycle. ..... 109
Figure 7. Comparison of the normalized voltage stress of the power switch and maximum normalized voltage stress of diodes versus the duty cycle ..... 109
Figure 8. A view of the experimental prototype ..... 114
Figure 9. Experimental results of the proposed S-SCZSC for $V_{\mathrm{in}}=28 \mathrm{~V}$, $D=42.5 \%$, and $M=14.30$ ..... 116
Figure 10. Experimental results of the proposed S-SCZSC for $V_{\mathrm{in}}=33 \mathrm{~V}$, $D=41 \%$, and $M=12.12$ ..... 117
Figure 11. The dynamic response of the output voltage for a $50 \%$ step change in the load from 400 W to 200 W and vice versa for $\mathrm{V}_{\mathrm{in}}=33 \mathrm{~V}$ and $\mathrm{D}=0.41$ ..... 117
Figure 12. Output voltage regulation plot over the load power for Vin=33 V and $\mathrm{D}=0.41$ ..... 118
Figure 13. The experimental efficiency curve of the proposed S-SCZSC for the different input voltages of 28 V and 33 V . ..... 119
Figure 14. The analytical loss breakdown of proposed S-SCZSC at full load for different input voltages: a) $V_{\mathrm{in}}=28 \mathrm{~V}$; b) $V_{\mathrm{in}}=33 \mathrm{~V}$. ..... 119
Figure 15. The schematic of the simulated PV system. ..... 120
Figure 16. The varying irradiance of the solar panel. ..... 122
Figure 17. The I-V and P-V curves of the PV panel at different irradiance levels ..... 122
Figure 18. The simulation results of the MPPT implementation under different solar irradiance levels ..... 122
PAPER IV
Figure 1. A hybrid renewable energy-based system with PV and fuel cells. ..... 129
Figure 2. Proposed converter. ..... 133
Figure 3. Key waveforms of the proposed converter. ..... 133
Figure 4. Operation modes in one switching period ..... 136
Figure 5 . Voltage gain versus duty cycle for different values of $N$ and $n$. ..... 142
Figure 6. The voltage gain comparison for $N=n=1$ ..... 149
Figure 7. The comparison of the normalized voltage stress on switches for $N=n=1$ ..... 149
Figure 8. The comparison of the normalized total voltage stress on diodes for $N=n=1$. ..... 149
Figure 9. The experimental prototype ..... 151
Figure 10. The experimental results under full load for $V_{i n}=16 \mathrm{~V}$ ..... 152
Figure 11. The measured efficiency versus the output power for the proposed converter ..... 154
Figure 12. The analytical loss distribution of the proposed converter at full load. ..... 156
PAPER V
Figure 1. High step-up DC-DC converter in a DC micro-grid. ..... 164
Figure 2. Proposed converter and its equivalent circuit ..... 167
Figure 3. Key waveforms of the proposed converter ..... 169
Figure 4. Operation stages in one switching period ..... 170
Figure 5. The voltage gain of the proposed converter versus turns-ratio $N$ and duty cycle $D$. ..... 174
Figure 6. The normalized voltage stresses of switches and diodes versus turns-ratio $N$ for $D=0.65$ ..... 176

Figure 7. The voltage gain comparison for N=1............................................................. 183
Figure 8. Comparison of the maximum normalized voltage stress of switches for $\mathrm{N}=1$ 183

Figure 9. Comparison of the normalized voltage stress of output diode for $\mathrm{N}=1$. ......... 183
Figure 10. Experimental setup. ....................................................................................... 185
Figure 11. Voltages of capacitors $C_{c 1}(\mathrm{CH} 1), C_{c 2}(\mathrm{CH} 2), C_{m}(\mathrm{CH} 3)$, and $C_{o}(\mathrm{CH} 4) \ldots . . .185$
Figure 12. Currents $i_{L k 1}(\mathrm{CH} 1)$ and $i_{L k 2}(\mathrm{CH} 2)$ along with input current (CH3)............. 186
Figure 13. Currents $i_{L k 1}(\mathrm{CH} 1)$ and $-i_{L k 3}(\mathrm{CH} 3)$ along with current $i_{L m 1}$ (Math). ............ 186
Figure 14. Currents $i_{L k 2}(\mathrm{CH} 2)$ and $-i_{L k 3}(\mathrm{CH} 3)$ along with current $i_{L m 2}$ (Math). ............ 186
Figure 15. Currents of switches $Q_{1}(\mathrm{CH} 1)$ and $Q_{2}(\mathrm{CH} 2)$ and diode $D_{c 1}(\mathrm{CH} 3) . \ldots . . . . . . . .187$
Figure 16. Currents of diodes $D_{c 2}(\mathrm{CH} 1), D_{r}(\mathrm{CH} 2)$, and $D_{o}(\mathrm{CH} 3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ~ 187 ~$
Figure 17. Voltages of switches $Q_{1}(\mathrm{CH} 1)$ and $Q_{2}(\mathrm{CH} 2)$ and diodes $D_{c 1}(\mathrm{CH} 3)$ and $D_{c 2}(\mathrm{CH} 4)$187

Figure 19. The measured efficiency of the proposed converter versus the power for the input voltages of 25 V and 40 V . 189

Figure 20. The analytical power loss distribution of the proposed converter at full load for $V_{i n}=25 \mathrm{~V}$.

## LIST OF TABLES

PAPER I ..... Page
Table 1. Comparison of proposed interleaved converter with other existing CI-based interleaved high gain DC-DC converters. ..... 40
Table 2. Parasitic elements of components used in experimental setup. ..... 40
Table 3. Specifications of the experimental prototype. ..... 43
PAPER II
Table 1. Comparison of the proposed dc-dc converter with other similar converters. ..... 71
Table 2. Specifications of the experimental setup. ..... 76
PAPER III
Table 1. Switching states of the proposed converters ..... 95
Table 2. Voltage stress of the components for the proposed converters. ..... 103
Table 3. Current stress of the components for the proposed converters. ..... 104
Table 4. Comparison of proposed converters with other existing ZS/qZS step-up DC-DC converters. ..... 108
Table 5. Experimental components and parameters. ..... 114
Table 6. Full-load efficiency comparison of proposed S-SCZS converter with other existing ZS/qZS step-up DC-DC converters ..... 120
Table 7. Specifications of PV panel FSM400M-72-6. ..... 120
PAPER IV
Table 1. Comparison of proposed converter with other interleaved high step-up converters. ..... 148
Table 2. Specifications of experimental setup. ..... 151

## PAPER V

Table 1. Comparison of the presented DC-DC converter with several other
similar topologies............................................................................................. 182
Table 2. Specifications of the experimental setup.185

Table 3. Full-load efficiency comparison of proposed converter with other CI-Based quadratic converters.

## SECTION

Table 2.1. Features of the proposed advanced high step-up DC-DC converters.

## SECTION

## 1. INTRODUCTION

### 1.1. RESEARCH BACKGROUND

Increasing consumption of fossil fuels, to meet the current energy demands, has generated a resurgence of interest in promoting renewable energy (RE) sources to meet the developing world's growing energy needs. RE sources, such as solar photovoltaic (PV) panels and fuel cells (FCs), are clean, globally available, and easy to use. Thus, they are promising solution to address environmental concerns and fossil fuel depletion issues. However, the voltage generated by the RE sources is usually less than 60 V , which is relatively low, which is a big challenge in their use. Accordingly, to integrate the RE sources into the existing AC utility grid or DC microgrid, their voltage must be increased to a high voltage, such as $380-400 \mathrm{~V}$, to meet the DC bus voltage level. There are two main solutions to lift the voltage of the RE sources: connecting the RE sources in series and employing a high step-up DC-DC converter, which are explained below.
1.1.1. Series Connection of RE Sources. The first solution of lifting the low voltage of RE sources is to connect the PV panels or FCs in series to produce a high voltage. However, the series connection of the PV panels suffers from low reliability because any mismatch between the PV panels reduces the total output power of the PV panels' string; the reason is that the maximum current of the string is limited to the cell/panel with the


Figure 1.1. A typical configuration of a DC microgrid with the RE sources.
lowest current [1]. Also, due to the electrochemical reaction, it is difficult and expensive to manufacture a fuel cell stack with high output voltage [2].
1.1.2. High Step-Up DC-DC Converters. Since the series connection of RE sources is not a viable solution, it is essential to place a high step-up DC-DC converter at the output end of the RE sources to increase the voltage level [3]. Figure 1.1 illustrates a typical configuration of a DC microgrid with the RE sources and a common high-voltage DC bus of $380-400 \mathrm{~V}$. As seen, the high step-up DC-DC converters interface the PV panel and FC stack with the common high-voltage DC bus. The conventional DC-DC boost converter, shown in Figure 1.2, is the most basic and simplest high step-up DC-DC converter. It consists of one normal boost inductor $\left(L_{B}\right)$, one power switch $\left(Q_{B}\right)$, one ouput diode $\left(D_{o}\right)$, and one output capacitor $\left(C_{o}\right)$. In Figure 1.2, the RE source is represented by the voltage source $\left(V_{i n}\right)$, and the load is denoted by a resistor (R). Diode $D_{o}$ and capacitor $C_{o}$ act together as the output filter and rectifier without providing any functionality of the


Figure 1.2. The conventional high step-up DC-DC boost converter.
voltage gain extension. The ideal voltage gain $(M)$ of the conventional boost converter is as:

$$
\begin{equation*}
M=\frac{V_{o}}{V_{i n}}=\frac{1}{1-D} \tag{1.1}
\end{equation*}
$$

where $V_{o}$ is the output voltage and $D$ is the duty cycle of switch $Q_{B}$, which is the amount of time that switch $Q_{B}$ is in ON state relative to the switching period ( $T$ )—which is the reciprocal of the converter switching frequency $\left(f_{s w}\right)$; that is, $T=1 / f_{s w}$. As obvious, the conventional DC-DC boost converter is required to operate at an extreme duty cycle, close to 1 , to achieve a high voltage gain. However, under this situation, the boost converter has large input current and output voltage ripples, which makes the boost inductor and output capacitor massive, meaning that the size and cost of the boost converter increases. In addition, under the extreme duty cycle, the boost converter has high voltage stresses on the power switch and output diode, which leads to increased conduction and switching losses, thus reducing the converter efficiency. Also, when the boost converter operates at an extreme duty cycle, the output diode suffers from the severe reverse-recovery problem,


Figure 1.3. The conventional high step-up ZS DC-DC converter.


Figure 1.4. The conventional high step-up qZS DC-DC converter.
thus reducing the converter efficiency. Also, when the boost converter operates at an extreme duty cycle, the output diode suffers from the severe reverse-recovery problem because it conducts for a very short time. Furthermore, due to the parasitic elements of the components, the voltage gain of the boost converter is degraded under the extreme duty cycles $[4,5]$.

The conventional Z-source (ZS) converter [6], shown in Figure 1.3, and quasi-Zsource (qZS) converter [7], shown in Figure 1.4, are other basic high step-up DC-DC converters. The voltage gain expression of both ZS and qZS converters is as in (1.2)-their full operating duty cycle range is from 0 to 0.5 . Therefore, they can provide high voltage
gains with duty cycles of less than 0.5 , thus avoiding extreme duty cycles. However, their voltage gain is not significantly high; also, like the conventional boost converter, the voltage stresses on the power switch and output diode of the conventional ZS and qZS converters are high and the same as the output voltage.

$$
\begin{equation*}
M=\frac{V_{o}}{V_{i n}}=\frac{1}{1-2 D} \tag{1.2}
\end{equation*}
$$

The conventional buck-boost, ćuk, zeta and sepic converters can also be used as the basic none-isolated high step-up DC-DC converters; however, they suffer from the same problems as the conventional boost, ZS, and qZS converters [8]. Another category of the high step-up DC-DC converters are isolated DC-DC converters such as flyback, forward, push-pull, half-bridge, and full-bridge converters. The voltage gains of these converters can be adjusted by the turns-ratio of the magnetically coupled inductor (CI) or transformer, in addition to the duty cycle of the power switches. Thus, the isolated converters can achieve high voltage gains through using larger turns-ratio of their CIs or transformers. However, an elevated turns-ratio necessitates an increase in the leakage inductance, thus increasing the switching losses and reducing the efficiency of the converter [9, 10]. In addition, for these isolated converters, the input current is pulsed, which leads to a reduced lifetime of the RE sources.

Thus, to overcome the problems of the conventional none-isolated and isolated high step-up DC-DC converters, advanced topologies of non-isolated high step-up DC-DC converters have been developed by the researchers to further increase the voltage gain while maintaining high efficiency. The high-efficiency advanced high step-up DC-DC converters employ different voltage-boosting (VB) techniques to achieve extreme voltage
gains. There are three main VB techniques: multi-stage, voltage multiplier (VM), and magnetic coupling. The multi-stage technique is realized using multiple identical modules; cascaded, quadratic boost, hybrid boost, multi-level, and interleaved converters are based on multi-stage technique. The VM technique is divided into two categories: the first one is switched-capacitor (SC) or charge pump and the second one is switched-inductor (SL). In the magnetic coupling technique, the CI and built-in-transformer (BIT) are used to transfer the energy from the input source side to the output load side of the converter [11]. The windings other than the primary one of the CI and BIT act as the dependent voltage sources that contribute to voltage gain extension in high step-up applications. Another advantage of the CI and BIT is that their leakage inductances limit the rising and falling rates of currents flowing through the components, thus eliminating the high current transitions of the converter.

Countless advanced topologies of high step-up DC-DC converters can be obtained with any combination of the three main VB techniques mentioned above. Therefore, researchers in the field have widely investigated how to combine the VB techniques and develop new advanced topologies with the following features: 1) high voltage gain with low or medium duty cycle, 2) low components count, 3) low input current ripple, 4) low voltage and current stresses on the components, especially semiconductor devices, and 5) high efficiency. It must be noted that in comparing the advanced high step-up DC-DC converters, it is fair to perform the comparison within the same combination categories of the VB techniques in terms of all aspects including voltage gain, input current ripple,


Figure 1.5. The cascaded high step-up DC-DC boost converter.


Figure 1.6. The quadratic high step-up DC-DC boost converter.
components count, voltage and current stresses of the components, and efficiency [12]. That is, the drawbacks-brought by the high voltage gain achieved-must also be considered to have a fair comparison. It is a tedious work to review all the advanced high step-up DC-DC converters in the literature. Therefore, this work briefly discusses some of the most promising ones below.

The cascaded and quadratic DC-DC boost converters are demonstrated in Figure 1.5 and Figure 1.6 , respectively $[13,14]$. Their voltage gains are equal, which is given by (1.3). As seen, compared to the basic high step-up DC-DC converters, the voltage gain of the cascaded and quadratic converters is further extended due to its quadratic dependency on the duty cycle. Nevertheless, output diode Do in both converters and switches $Q$ and $Q_{2}$


Figure 1.7. The two-phase interleaved high step-up DC-DC boost converter.


Figure 1.8. The gating pulses of the two-phase interleaved DC-DC boost converter.
in cascaded and quadratic converters, respectively, suffers from high voltage stress, which is equal to the output voltage.

$$
\begin{equation*}
M=\frac{V_{o}}{V_{i n}}=\frac{1}{(1-D)^{2}} \tag{1.3}
\end{equation*}
$$



Figure 1.9. The interleaved high step-up DC-DC converter with SC-based VM cells.

Figure 1.7 depicts the two-phase interleaved DC-DC boost converter; as obvious from the gating signals ( $G_{1}$ and $G_{2}$ ) shown in Figure 1.8, two power switches $\left(Q_{1}\right.$ and $Q_{2}$ ) operate at $180^{\circ}$ out of phase from each other [15]. Accordingly, in comparison with conventional boost converter, the two-phase interleaved converter has lower input current and output voltage ripples as well as lower current stresses on the components. However, the voltage gain and voltage stresses on the semiconductor devices of the two-phase interleaved boost converter are exactly the same as those of the conventional boost converter. To address these issues, in [16], the voltage gain of the interleaved DC-DC boost converter was extended by using the SC-based VM cells, which is depicted in Figure 1.9. Its voltage gain is as:

$$
\begin{equation*}
M=\frac{V_{o}}{V_{i n}}=\frac{5}{1-D} \tag{1.4}
\end{equation*}
$$

The voltage gain of the converter in [16] is higher than that of the interleaved converter shown in Figure 1.7. However, it suffers from high current transitions on the capacitors and low efficiency because it requires a large number of diode-capacitor cells to


Figure 1.10. The interleaved high step-up DC-DC converter with double-winding CIs and SC-based VM cells.
achieve higher voltage gains. To successfully deal with these problems, the CI and BIT were integrated with the SC-based VM cells in [17] and [18], respectively. The converter in [17] is illustrated in Figure 1.10. As seen, there are two double-winding CIs; the primary windings act as the boost inductors and the secondary windings are integrated with the SCbased VM cells to act as the voltage sources, thus further increasing the voltage gain. The voltage gain of this converter is given as:

$$
\begin{equation*}
M=\frac{V_{o}}{V_{i n}}=\frac{2 N+4}{1-D} \tag{1.5}
\end{equation*}
$$

where $N$ is the turns-ratio of the CIs; that is, $N=N_{s 1} / N_{p 1}=N_{s 2} / N_{p 2}$. As obvious, the voltage gain can be adjusted by two different parameters: the duty cycle of the switches $(D)$ and turns-ratio of the CIs $(N)$, which makes the converter design more flexible. Obviously, the voltage gain increases significantly as either $D$ or $N$ increases; thus, the converter in [17] can reach high voltage gains without extreme duty cycles or high turns-ratios. Also, due to the existence of the leakage inductances of the CIs, there are no high current transitions in


Figure 1.11. The interleaved high step-up DC-DC converter with three-winding BIT and SC-based VM cells.
the converter. In [18], a three-winding BIT was integrated with the SC-based VM cells to introduce an advanced high step-up DC-DC converter, which is depicted in Figure 1.11. Considering the turns-ratio of the BIT as $n=n_{2} / n_{1}=n_{3} / n_{1}$, the voltage gain of the converter in [18] is as:

$$
\begin{equation*}
M=\frac{V_{o}}{V_{i n}}=\frac{2 n+2}{1-D} \tag{1.6}
\end{equation*}
$$

As seen from (1.6), the voltage gain is a function of two parameters, which are the duty cycle of the power switches and turns-ratio of the BIT. Thus, an extra control freedom is provided for extending the voltage gain without extreme duty cycles.

The advanced high step-up DC-DC converter in [19] is shown in Figure1.12, which is based on the combination of the SC-based VM cells with both CIs and BIT. In comparison with the converters with only CIs [17] or only a BIT [18], the converter in [19] offers another degree of freedom for the adjustment of the voltage gain, which leads to


Figure 1.12. The interleaved high step-up DC-DC converter with double-winding CIs, three-winding BIT, and SC-based VM cells.
further extension of the voltage gain and further reduction of the voltage stresses on the power switches. In fact, from the voltage gain expression of the converter in [19] given by (1.7), it is seen that the voltage gain is controlled by the turns-ratio of the CIs ( $N$ ) and turnsratio of the BIT ( $n$ ), in addition to the duty cycle of the power switches $(D)$, thus increasing the design flexibility of the converter.

$$
\begin{equation*}
M=\frac{V_{o}}{V_{i n}}=\frac{2 n+N+2}{1-D} \tag{1.7}
\end{equation*}
$$

### 1.2. RESEARCH CONTRIBUTION

The research in this dissertation is motivated by the drawbacks of the high step-up DC-DC converters in the literature. Therefore, several new advanced topologies of high step-up DC-DC converters with desirable features are proposed, which are suitable candidates for energy harvesting from the RE sources.

In Paper I, titled "A Three-Winding Coupled Inductor-Based Interleaved HighVoltage Gain DC-DC Converter for Photovoltaic Systems," an innovative advanced high
step-up DC-DC converter is proposed, which is capable of converting low voltage of a PV panel to a high voltage required by the DC bus in the PV applications. The proposed advanced high step-up DC-DC converter has an interleaved structure and is based on the integration of the SC-based VM cells with the secondary and tertiary windings of two three-winding CIs. The voltage gain of the proposed converter depends on the duty cycle of the switches and turns-ratio of the CIs, which helps to avoid operating at extreme duty cycle to achieve a high voltage gain; also, the two degrees of freedom-duty cycle and turns-ratio - make the converter design more flexible. The main advantage of the proposed converter is ultra-high voltage gain with medium duty cycle as well as the low voltage and current stresses on all components, which reduces the size and cost of the converter and increases the power conversion efficiency. Another advantage is that the input current has a small ripple due to the interleaved structure of the proposed converter, which leads to the increased lifetime of the solar PV panel. In addition, due to the presence of the leakage inductances of the CIs, the current-falling rates of the diodes are controller, thus alleviating the reverse-recovery problems of the diodes. A detailed analysis of the proposed converter is given in the paper. Also, a thorough comparison with other similar converters, presented by other researchers in the field, is carried out to verify the superiority and merits of the proposed converter over its competitors. Additionally, the proposed converter's theoretical analysis and performance are confirmed through a $400-\mathrm{W}$ prototype with the input and output voltages of 20 V and 400 V , respectively. In summary, the proposed advanced high step-up DC-DC converter can be replaced with the conventional high step-up DC-DC converters in solar PV systems to increase the total efficiency and to make the system more power-dense by decreasing its size.

A single three-winding CI is integrated into the SC-based VM cells in a dual-switch structure to derive another advanced high step-up DC-DC converter in Paper II, titled "A Three-Winding Coupled Inductor-Based Dual-Switch High Step-Up DC-DC Converter for Photovoltaic Systems." Using only a single magnetic core, a high voltage gain with a low duty cycle of less than 0.5 is achieved. Other features of the proposed converter are low current and voltage stresses on the semiconductors, simple topological structure, continuous input current, and increased design flexibility. Furthermore, the current-falling rates of most diodes are controlled by the leakage inductances of the CI , thus leading to significant reduction of reverse-recovery losses. The operating modes, steady-state analyses, design considerations, comparison with other converters are presented in the paper. Moreover, to validate the theoretical calculations, the experimental results of a 200W prototype with the output voltage of 400 V for two different voltage gains of 20 and 11.6 are presented.

In Paper III, titled "Z-Source-Based High Step-Up DC-DC Converters for Photovoltaic Applications," three advanced ZS-based converters are proposed, which are suitable candidates for connecting a low-voltage solar PV panel to a high-voltage DC bus in PV applications. The main idea of this paper is to modify the conventional ZS network by integrating it with SC-based VM cells in three different ways, each of which leads to a new advanced high step-up DC-DC converter. The proposed ZS converters offer high voltage gains with a duty cycle of 0 to 0.5 , which is the full operating duty cycle range for ZS-based converters. Other merits of the proposed converters are simple configuration, low voltage stresse on the semiconductors, and smooth input current. The detailed operating principles are discussed in the paper, followed by the voltage and current
analyses for all three proposed converters. Furthermore, the design considerations, comparative study, and experimental results of a $400-\mathrm{W} / 400-\mathrm{V}$ laboratory prototype are presented.

The advanced high step-up DC-DC converter proposed in Paper IV, titled "An Interleaved High Step-Up DC-DC Converter Based on Integration of Coupled Inductor and Built-in-Transformer with Switched-Capacitor Cells for Renewable Energy Applications," is topologically similar to the advanced interleaved converter in Paper I. However, the three-winding CIs are replaced by the double-winding CIs in Paper IV. Also, a three-winding BIT is added to the converter in Paper IV; thus, another degree of freedom - the turns-ratio of the BIT-is added to further control and increase of the converter voltage gain. Additionally, the voltage stresses on the power switches are further decreased, which contributes to the further reduction of converter power loss. The feasibility of the proposed converter in Paper IV is verified through a 200-W experimental prototype with a voltage gain of 25 and input voltage of 16 V .

In Paper V, titled "An Interleaved Quadratic High Step-Up DC-DC Converter with Coupled Inductor," an interleaved high step-up DC-DC converter is proposed whose voltage gain has a quadratic dependency on the duty cycle of the switches, which results in increased voltage gain. To further increase the voltage gain of the converter, the secondary windings of two double-windings CIs are combined with the SC-based VM cells. In addition to the ultra-high voltage gain, the continuous input current with low ripple, low voltage stresses on the switches, simple structure, and low component count are the primary merits of the proposed converter in Paper V. The operating principles, steadystate analysis, and design considerations are provided in the paper. Also, to justify the
merits of the proposed converter, it is compared with other converters in the literature.
Furthermore, the experimental results of a $400-\mathrm{W}$ setup with the input voltage of 25 V and output voltage of 400 V are presented to validate the feasibility and correctness of the proposed converter.

## PAPER

# I. A THREE-WINDING COUPLED INDUCTOR-BASED INTERLEAVED HIGHVOLTAGE GAIN DC-DC CONVERTER FOR PHOTOVOLTAIC SYSTEMS 

Ramin Rahimi, Student Member, IEEE, Saeed Habibi, Student Member, IEEE, Mehdi<br>Ferdowsi, Member, IEEE, Pourya Shamsi, Senior Member, IEEE


#### Abstract

In this paper, an interleaved high-voltage gain DC-DC converter is proposed for use with photovoltaic (PV) systems. By integrating two three-winding coupled inductors (CIs) with switched capacitor (SC) cells, the voltage gain is further extended. Through passive diode-capacitor clamp circuits, the energy stored in the leakage inductances is absorbed; additionally, the voltage stress of the power switches is clamped to a value far lower than the output voltage, which enables designers to select switches with low-voltage ratings. Due to the interleaved structure of the proposed converter, the input current has a small ripple, which leads to the increased lifespan of the PV panels. In addition, the current stress on the components is reduced. Thanks to the leakage inductances of the CIs, the zerocurrent switching (ZCS) condition is intrinsically provided for the diodes; accordingly, the adverse impact of the diodes' reverse-recovery is alleviated. The operating principles, steady-state analyses, and design considerations of the proposed converter are presented in this paper. A comparison with other similar converters is carried out to verify the merits of


the proposed converter. Finally, the theoretical analyses are confirmed through the experimental results of a 400 W prototype with an output voltage of 400 V .

Keywords: DC-DC converter, high-voltage gain, high step-up, coupled inductor (CI), photovoltaic (PV), switched-capacitor (SC) cell.

## 1. INTRODUCTION

With the growing interest in the field of DC micro-grids and integration of renewable energy sources-such as wind, fuel cell, and photovoltaic (PV)—in power generation, high step-up DC-DC converters have become one of the most viable options [1-3]. The conventional DC-DC boost converter is unable to support high-voltage gain PV applications because it can only achieve high gain with an extreme duty cycle that increases the power losses and reduces the efficiency [4-8]. Thus, researchers have developed different high gain DC-DC topologies to boost the low voltage (10-56 V) from the solar panel to high voltages of $200-400 \mathrm{~V}$ without an extreme duty cycle, and that makes it feasible for connecting it to DC micro-grids [9]. A general schematic of a PV system is depicted in Figure 1; as is presented, the high gain DC-DC converter is used to boost the low voltage of the PV panel to high voltage required by the high voltage DC bus.

There were many high gain DC-DC converters discovered in the review of literature, which had mixed voltage-boosting techniques including switching capacitor (SC), switching inductor (SL), cascade connection, and coupled inductor (CI) techniques with either conventional or interleaved boost converters to step up the voltage gain. A topology was proposed in [10]; it used CI and SC to achieve a high voltage gain. A passive


Figure 1. High-voltage gain DC-DC converter in a general PV system.
diode-capacitor clamp circuit was used to reduce the voltage stress and circulate the leakage energy of the CI; it helped to reduce the power loss and reach a high efficiency level. Two CI-based converters with large voltage gains were proposed in [11]; one was based on the combination of SC cells with a two-winding CI, and the other benefited from SC cells and a three-winding CI. A passive clamp circuit was used to recycle the leakage inductance energy in both topologies proposed in [11]. A single-switch high step-up CIbased converter was presented in [12], and the new converter proposed in [13] was based on the converter in [12]; in [13], the authors have added one capacitor and one diode and replaced the boost diode with an active switch. Their results indicated higher voltage gains and lower voltage stresses on the switches and diodes due to the series connection of the added capacitor with the secondary winding of the CI. Other high gain converters-based on the combination of CI and SC techniques-were proposed in [14-18]; they had high voltage gains and low voltage stresses on the semiconductor devices. The interleaved structure was employed by high gain converters to reduce the input current ripples and current stresses on the components. In [19], an interleaved converter with a two-winding CI for each phase and a passive clamp circuit was introduced; however, the voltage stresses across the power switches were high and equal to the output voltage. Other two-winding

CI-based interleaved high gain converters utilizing SC cells were proposed in [20-27]. In [28], a three-winding CI-based interleaved converter was introduced that could achieve zero-voltage switching (ZVS) condition for switches with active clamp circuits in each phase. However, the auxiliary switch required an extra gate driver increase the control complexity and the cost. Moreover, due to the active clamp structure, the ZVS condition was lost at light loads. The voltage gain was not high enough, and the voltage stress on the switches was still high. In [29], a three-winding CI was employed in each phase of an interleaved converter by applying passive clamp circuits to eliminate the leakage effect of the coupled inductor and to reduce the voltage stress on the power switches, thereby deriving a high-voltage gain DC-DC converter. Nevertheless, the voltage gain was not high enough. The concept of integrating the three-winding CIs and SC cells was also employed in [30-35] to generate interleaved converters with extended voltage gains and reduced voltage stresses on the switches. Generally, the interleaved high-voltage gain converters with CIs have the following advantages: reduced current stresses on the components and continuous input current with lower ripple; increased design flexibility of adjusting the voltage gain through two degrees of freedom: turns-ratio of the CI and duty cycle of the switches; reduced reverse-recovery losses of the diodes due to the leakage inductance of the CI providing turn-off zero-current switching (ZCS); reduced voltage stresses on the power switches; extended voltage gain due to recycling the leakage inductance energy into the output. In contrast, there are some disadvantages that are: design of CI is more complex than normal inductor design; a clamp circuit is required to absorb the leakage inductance energy; however, this energy is usually recycled to the output and contributes to extending the voltage gain.

This paper proposes a two-phase interleaved high-voltage gain DC-DC converter that is suitable for PV applications. Reduced input current ripples and components current stresses are obtained thanks to the interleaved structure. High-voltage gain and low-voltage stress across the semiconductor devices are achieved by combining three-winding CI and SC techniques. The secondary winding of each CI is inserted in the SC cell of the same phase, and the tertiary winding is inserted in the SC cell of the other phase. In each SC cell, there is one clamp diode, one clamp capacitor, one regenerative diode, one multiplier intermediate capacitor, and two windings of the CIs. The CIs' leakage inductance energy is absorbed and recycled by the SC cells into the output. Inserting the SC cells into the power branch, the voltage gain is increased significantly. Another advantage of the leakage inductance is that the zero ZCS is provided for the diodes at turn-off instants; accordingly, the reverse-recovery problem of the diodes is alleviated, and the switching loss is reduced. Thus, the conversion efficiency of the proposed converter is improved. In comparison with the similar interleaved high-voltage gain converter in [33], under the same turns-ratio and duty cycle condition, the proposed converter doubles the voltage gain, halves the voltage stresses on the switches, and employs one less output diode.

The organization of this paper is as follows: in Section 2, the topology of the proposed converter is presented, and the operating principles are analyzed. Section 3 is devoted to the steady-state analysis of the proposed converter. The design considerations are presented in Section 4. The performance of the proposed converter is validated through a comparative study in Section 5. The loss analysis is provided in Section 6, and experimental results are examined in Section 7. Finally, the conclusion is presented in Section 8.


Figure 2. Proposed converter and its equivalent circuit; (a) proposed converter, (b) equivalent circuit.

## 2. TOPOLOGY AND OPERATING PRINCIPLES OF THE PROPOSED CONVERTER

### 2.1. TOPOLOGY OF THE PROPOSED CONVERTER

Figure 2 shows the proposed high gain DC-DC converter and its equivalent circuit. It has an interleaved structure with two phases that reduces the current stress on the components and the input current ripple. There are two three-winding CIs, and their coupling references are denoted by $\bullet$ and $\star$. The primary windings of the CIs with $N_{p 1}$ and $N_{p 2}$ turns are employed as the input inductors for the proposed interleaved converter. The secondary winding of the CI from one phase is paired with the tertiary winding of another
phase's CI to extend the voltage gain: $N_{s 1}$ with $N_{t 2}$ and $N_{s 2}$ with $N_{t 1}$. The functions of the SC cells' elements are described in the following. $D_{c 1}$ and $D_{c 2}$ are the clamp diodes, $C_{c 1}$ and $C_{c 2}$ are the clamp capacitors, $D_{r 1}$ and $D_{r 2}$ represent the regenerative diodes, and multiplier capacitors $C_{m 1}$ and $C_{m 2}$ serve as DC-blocking capacitors that make the proposed converter operate in the continuous conduction mode (CCM). $D_{o}$ and $C_{o}$ represent the output diode and capacitor, respectively. The input voltage, output voltage, and load are represented by parameters $V_{i n}, V_{o}$, and $R$, respectively. According to the equivalent circuit of the proposed converter, each three-winding CI is modeled by combining of a magnetizing inductance, an ideal three-winding transformer, and leakage inductances in each winding- $\mathrm{L}_{k 1}$ and $L_{k 2}$ are the leakage inductances in the primary windings of CIs; $L_{m 1}$ and $L_{m 2}$ are the magnetizing inductances; $L_{k 3}$ is the summation leakage inductance of the secondary winding of CI for phase 1 and the tertiary winding of CI for phase 2; similarly, $L_{k 4}$ is the summation leakage inductance of the secondary winding and the tertiary winding of CI for phases 1 and 2, respectively.

### 2.2. OPERATING PRINCIPLES OF THE PROPOSED CONVERTER

The duty cycle $(D)$ of the switches are the same and more than 0.5 , and there is a phase shift of $180^{\circ}$ between their gate pulses. According to the conduction states of the switches and diodes, the operation of the converter during one switching period $(T)$ is divided into 9 modes, as shown in Figure 3. The equivalent circuits of the proposed converter in all 9 operation modes are shown in Figure 4 and are described below. Note that $N_{s p 1}=N_{s 1} / N_{p 1}, N_{s p 2}=N_{s 2} / N_{p 2}, N_{t p 1}=N_{t 1} / N_{p 1}$, and $N_{t p 2}=N_{t 2} / N_{p 2}$; the arrows show the current path direction for the corresponding component.


Figure 3. Key waveforms of the proposed converter.

Mode $1\left(t_{0} \leq t \leq t_{1}\right)$ : Prior to $t_{0}$, switch $Q_{1}$ is OFF, and switch $Q_{2}$ and output diode $D_{o}$ are in ON-state. At $t=t_{0}$, switch $Q_{2}$ and output diode $D_{o}$ remain in ON -state, and switch $Q_{1}$ is turned on. The key circuit relationships for this operation mode are obtained from (1).


Figure 4. Operation modes in one switching period: (a) Mode $1\left[t_{0}-t_{1}\right]$, (b) Mode 2 [ $t_{1}-$ $\left.t_{2}\right]$, (c) Mode 3 [ $\left.t_{2}-t_{3}\right]$, (d) Mode 4 [ $\left.t_{3}-t_{4}\right]$, (e) Mode 5 [ $\left.t_{4}-t_{5}\right]$, (f) Mode 6 [ $\left.t_{5}-t_{6}\right]$, (g) Mode 7 [ $\left.t_{6}-t_{7}\right]$, (h) Mode $8\left[t_{7}-t_{8}\right]$, (i) Mode 9 [ $\left.t_{8}-t_{9}\right]$.

The current through $D_{o}$ is reduced to zero, and its falling rate is controlled by leakage inductances $L_{\mathrm{k} 3}$ and $L_{\mathrm{k} 4}$; thus, the reverse-recovery problem of $D_{o}$ is alleviated. Leakage inductances $L_{k 3}$ and $L_{k 4}$ quickly release their stored energy to output capacitor $C_{\mathrm{o}}$ and load $R$ through output diode $D_{\mathrm{o}}$, and accordingly, the current through leakage inductance $L_{k 3}$
decreases from an initial positive value to zero, and the current through leakage inductance $L_{k 4}$ increases from an initial negative value to zero. The current of leakage inductance $L_{k 1}$ increases linearly, while the current of leakage inductance $L_{k 2}$ decreases linearly. This operation mode ends when $D_{o}$ turns off at $t=t_{1}$. This operation mode is transitional and too short.

Mode $2\left(t_{1} \leq t \leq t_{2}\right)$ : At $t=t_{1}$, both switches $Q_{1}$ and $Q_{2}$ remain in ON-state, and output diode $D_{o}$ turns off under ZCS condition; thus, all diodes are in OFF-state. During this mode, magnetizing and primary leakage inductances $L_{m 1}, L_{m 2}, L_{k 1}$, and $L_{k 2}$ are charged by the input voltage linearly. Load $R$ is being supplied by output capacitor $C_{o}$. The current relationships are as (2).

$$
\begin{gather*}
i_{D_{o}}(t)=i_{D_{o}}\left(t_{0}\right)-\frac{\left(N_{s p 2}+N_{t p 2}\right) V_{L_{m 2}}-\left(N_{s p 1}+N_{t p 1}\right) V_{L_{m 1}}+V_{C_{m 1}}+V_{C_{m 2}}-V_{o}}{L_{k 3}+L_{k 4}}\left(t-t_{0}\right) \\
i_{L_{k 3}}(t)=i_{L_{k 4}}(t)=i_{D_{o}}(t)  \tag{1}\\
i_{p 1}(t)=\left(N_{s p 1}+N_{t p 1}\right) i_{D_{o}}(t), \quad i_{p 2}(t)=\left(N_{s p 2}+N_{t p 2}\right) i_{D_{o}}(t) \\
i_{L_{k 1}}(t)=i_{L_{m 1}}(t)-i_{p 1}(t), \quad i_{L_{k 2}}(t)=i_{p 2}(t)+i_{L_{m 2}}(t) \\
i_{L_{m 1}}(t)=i_{L_{k 1}}(t)=i_{L_{m 1}}\left(t_{1}\right)+\frac{V_{i n}}{L_{m 1}+L_{k 1}}\left(t-t_{1}\right) \\
i_{L_{m 2}}(t)=i_{L_{k 2}}(t)=i_{L_{m 2}}\left(t_{1}\right)+\frac{V_{i n}}{L_{m 2}+L_{k 2}}\left(t-t_{1}\right) \tag{2}
\end{gather*}
$$

Mode $3\left(t_{2} \leq t \leq t_{3}\right)$ : switch $Q_{2}$ turns off and clamp diode $D_{c 2}$ is forward-biased at $t=t_{2}$. When clamp diode $\mathrm{D}_{c 2}$ is turned on, the voltage across $Q_{2}$ is clamped to $V_{C c 2}$. Simultaneously, the reverse voltages across regenerative diodes $D_{r 1}$ and $D_{r 2}$ reach zero, and they begin to conduct. The stored energy in magnetizing inductance $L_{m 2}$ is transferred to the secondary and tertiary sides through $D_{r 2}$ and $D_{r 1}$, respectively. As the currents of $D_{r 1}$ and $D_{r 2}$ increase, the current passing through $D_{c 2}$ decreases. Clamp capacitor $C_{c 1}$ is
discharged and multiplier capacitors $C_{m 1}$ and $C_{m 2}$ are charged. Magnetizing inductance $L_{m 1}$ is charged as well. The current rising rate of $D_{r 1}$ and $D_{r 2}$ is controlled by leakage inductances $L_{k 3}$ and $L_{k 4}$, respectively. The relationships for this mode are as (3).

Mode $4\left(t_{3} \leq t \leq t_{4}\right)$ : At $t=t_{3}$, the current through clamp diode $D_{c 2}$ decreases to zero, and it is turned off with ZCS; this is because the current rate is controlled by the leakage inductance, and there is no reverse-recovery problem for the clamp diode. The current of $D_{r 1}$ starts to decrease in this mode, while the current of $D_{r 2}$ continues increasing. The current decreasing rate of $D_{r 1}$ is controlled by leakage inductance $L_{k 3}$, and the current increasing rate of $D_{r 2}$ is controlled by leakage inductance $L_{k 4}$. The energy stored in magnetizing inductance $\mathrm{L}_{m 2}$ is continuously transferred to multiplier capacitors $C_{m 1}$ and $C_{m 2}$. In this mode, the relationships as (4).

$$
\begin{align*}
& i_{D_{r 1}}(t)=\frac{N_{s p 1} V_{L_{m 1}}+V_{C_{c 1}}+V_{C_{c 2}}-V_{C_{m 1}}-N_{t p 2} V_{L_{m 2}}}{L_{k 3}}\left(t-t_{2}\right) \\
& i_{D_{r 2}}(t)=\frac{N_{t p 1} V_{L_{m 1}}+V_{C_{c 2}}-N_{s p 2} V_{L_{m 2}}-V_{C_{m 2}}}{L_{k 4}}\left(t-t_{2}\right) \\
& i_{L_{k 1}}(t)=i_{L_{m 1}}(t)+i_{p 1}(t)=i_{L_{m 1}}(t)+N_{s p 1} i_{D_{r 1}}(t)+N_{t p 1} i_{D_{r 2}}(t)  \tag{3}\\
& i_{L_{k 2}}(t)=i_{L_{m 2}}(t)-i_{p 2}(t)=i_{L_{m 2}}(t)-N_{t p 2} i_{D_{r 1}}(t)-N_{s p 2} i_{D_{r 2}}(t) \\
& i_{L_{k 3}}(t)=i_{D_{r 1}}(t), \quad i_{L_{k 4}}(t)=i_{D_{r 2}}(t) \\
& i_{D c 2}(t)=i_{L_{k 2}}(t)-i_{L_{k 3}}(t)=i_{L_{m 2}}(t)-\left(N_{t p 2}+1\right) i_{D_{r 1}}(t)-N_{s p 1} i_{D_{r 2}}(t) \\
& i_{D_{r 1}}(t)=i_{D_{r 1}}\left(t_{3}\right)-\frac{\left(N_{s p 1}+1\right) V_{i n}+V_{C_{c 1}}-\left(N_{t p 2}+1\right) V_{L_{m 2}}-V_{C_{m 1}}-N_{s p 1} V_{L_{k 1}}}{L_{k 2}+L_{k 3}}\left(t-t_{3}\right) \\
& i_{D_{r 2}}(t)=i_{D_{r 2}}\left(t_{3}\right)-\frac{N_{t p 1} V_{L_{m 1}}+V_{C_{c 2}}-N_{s p 2} V_{L_{m 2}}-V_{C_{m 2}}}{L_{k 4}}\left(t-t_{3}\right)  \tag{4}\\
& i_{L_{k 1}}(t)=i_{L_{m 11}}(t)+i_{p 1}(t)=i_{L_{m 1}}(t)+N_{s p 1} i_{D_{r 1}}(t)+N_{t p 1} i_{D_{r 2}}(t) \\
& i_{L_{k 3}}(t)=i_{L_{k 2}}(t)=i_{D_{r 1}}(t), \quad i_{L_{k 4}}(t)=i_{D_{r_{2}}}(t)
\end{align*}
$$

Mode $5\left(t_{4} \leq t \leq t_{5}\right)$ : At $t=t_{4}$, switch $Q_{2}$ is turned on. Inductance $L_{k 2}$ is quickly charged by the input voltage $V_{i n}$. This operation mode ends when the current through regenerative diode $D_{r 1}$ decreases to zero, and it is turned off with ZCS at $t=t_{5}$. The circuit relationships of this mode are as (5).

Mode $6\left(t_{5} \leq t \leq t_{6}\right)$ : Diode $D_{r 1}$ is turned off at $t=t_{5}$, while switches $Q_{1}$ and $Q_{2}$ remain in ON -states, and the current of regenerative diode $D_{r 2}$ begins to decrease due to leakage inductance $L_{\mathrm{k} 4}$. At $t=t_{6}$, the current of $D_{\mathrm{r} 2}$ reaches zero, and Mode 6 ends. The relationships are as (6).

$$
\begin{align*}
& i_{D_{r 1}}(t)=i_{D_{r 1}}\left(t_{4}\right)-\frac{-N_{s p 1} V_{L_{m 1}}+N_{t p 2} V_{L_{m 2}}-V_{C_{c 1}}+V_{C_{m 1}}}{L_{k 3}}\left(t-t_{4}\right) \\
& i_{D_{r 2}}(t)=i_{D_{r 2}}\left(t_{4}\right)-\frac{N_{t p 1} V_{L_{m 1}}+V_{C_{c 2}}-N_{s p 2} V_{L_{m 2}}-V_{C_{m 2}}\left(t-t_{4}\right)}{L_{k 4}}  \tag{5}\\
& i_{L_{k 1}}(t)=i_{L_{m 11}}(t)+i_{p 1}(t)=i_{L_{m 1}}(t)+N_{s p 1} i_{D_{r 1}}(t)+N_{t p 1} i_{D_{r 2}}(t) \\
& i_{L_{k 2}}(t)=i_{L_{m 2}}(t)-i_{p 2}(t)=i_{L_{m 2}}(t)-N_{t p 2} i_{D_{r 1}}(t)-N_{s p 2} i_{D_{r 2}}(t) \\
& i_{L_{k 3}}(t)=i_{D_{r 1}}(t), \quad i_{L_{k 4}}(t)=i_{D_{r 2}}(t) \\
& i_{D_{r 2}}(t)=i_{D_{r 2}}\left(t_{5}\right)-\frac{N_{t p 1} V_{L_{m 1}}+V_{C_{c 2}}-N_{s p 2} V_{L_{m 2}}-V_{C_{m 2}}\left(t-t_{5}\right)}{L_{k 4}} \\
& i_{L_{k 1}}(t)=i_{L_{m 1}}(t)+i_{p 1}(t)=i_{L_{m 1}}(t)+N_{t p 1} i_{D_{r 2}}(t)  \tag{6}\\
& i_{L_{k 2}}(t)=i_{L_{m 2}}(t)-i_{p 2}(t)=i_{L_{m 2}}(t)-N_{s p 2} i_{D_{r 2}}(t) \\
& i_{L_{k 4}}(t)=i_{D_{r 2}}(t)
\end{align*}
$$

Mode $7\left(t_{6} \leq t \leq t_{7}\right)$ : This operation mode is similar to operation Mode 2. The relationships are:

$$
\begin{align*}
& i_{L_{m 1}}(t)=i_{L_{k 1}}(t)=i_{L_{m 1}}\left(t_{6}\right)+\frac{V_{i n}}{L_{m 1}+L_{k 1}}\left(t-t_{6}\right) \\
& i_{L_{m 2}}(t)=i_{L_{k 2}}(t)=i_{L_{m 2}}\left(t_{6}\right)+\frac{V_{i n}}{L_{m 2}+L_{k 2}}\left(t-t_{6}\right) \tag{7}
\end{align*}
$$

Mode $8\left(t_{7} \leq t \leq t_{8}\right)$ : This mode is similar to Mode 3. At $t=t_{7}$, clamp diode $\mathrm{D}_{c 1}$ is forward-biased; therefore, the voltage across $Q_{1}$ is clamped to $V_{C c 1}$. Simultaneously, the voltage across output diode $D_{o}$ reaches zero, and it is turned on. The stored energy in magnetizing inductance $L_{m 1}$ is transferred to the secondary and tertiary sides and load through $D_{o}$. As the current of diode $D_{o}$ increases, the current through $D_{c 1}$ decreases. As a result, multiplier capacitors $C_{m 1}$ and $C_{m 2}$ are discharged; magnetizing inductance $L_{m 2}$ is charged. The relationships for this mode are:

$$
\begin{align*}
i_{D_{o}}(t) & =\frac{V_{L_{k 3}}-V_{L_{k 4}}}{L_{k 3}+L_{k 4}}\left(t-t_{7}\right) \\
& =\frac{V_{C_{c 1}}+V_{C_{m 1}}+V_{C_{m 2}}+\left(N_{s p 2}+N_{t p 2}\right) V_{L_{m 2}}-\left(N_{s p 1}+N_{t p 1}\right) V_{L_{m 1}}-V_{o}}{L_{k 3}+L_{k 4}}\left(t-t_{7}\right)  \tag{8}\\
i_{L_{k 1}}(t) & =i_{D_{D_{12}}}(t)+i_{D_{o}}(t)=i_{L_{m 11}}(t)-i_{p 1}(t)=i_{L_{m 1}}(t)-\left(N_{s p 1}+N_{t p 1}\right) i_{D_{o}}(t) \\
i_{L_{k 2}}(t) & =i_{L_{m 2}}(t)+i_{p 2}(t)=i_{L_{m 2}}(t)+\left(N_{s p 2}+N_{t p 2}\right) i_{D_{o}}(t) \\
i_{L_{k 3}}(t) & =i_{D_{o}}(t), \quad i_{L_{k 4}}(t)=i_{D_{o}}(t)
\end{align*}
$$

Mode $9\left(t_{8} \leq t \leq t_{9}\right)$ : At $t=t_{8}$, the current through clamp diode $D_{c 1}$ decreases to zero, and it is turned off with ZCS due to leakage inductance $L_{k 1}$. The current of $D_{o}$ starts to decrease during this mode, and its decreasing rate is controlled by leakage inductances $L_{k 3}$ and $L_{k 4}$. The energy stored in magnetizing inductance $L_{m 1}$ is continuously transferred to the output. The current relationships are:

$$
\begin{align*}
i_{D_{o}}(t) & =i_{D_{o}}\left(t_{8}\right) \\
& -\frac{\left(N_{s p 2}+N_{t p 2}\right) V_{L_{m 2}}-\left(N_{s p 1}+N_{t p 1}+1\right) V_{L_{m 1}}+V_{C_{m 1}}+V_{C_{m 2}}+V_{i n}-V_{o}-V_{L_{k 1}}\left(t-t_{8}\right)}{L_{k 3}+L_{k 4}} \\
i_{L_{k 1}}(t) & =i_{L_{m 1}}(t)-i_{p 1}(t)=i_{D_{o}}(t)  \tag{9}\\
i_{L_{k 2}}(t) & =i_{L_{m 2}}(t)+i_{p 2}(t)=i_{L_{m 2}}(t)+\left(N_{s p 2}+N_{t p 2}\right) i_{D_{o}}(t) \\
i_{L_{k 3}}(t) & =i_{D_{o}}(t), \quad i_{L_{k 4}}(t)=i_{D_{o}}(t)
\end{align*}
$$

## 3. STEADY-STATE ANALYSIS OF THE PROPOSED CONVERTER

To simplify the steady-state analysis in CCM, the switches and diodes are assumed to be ideal. Also, leakage inductances $L_{k 1}, L_{k 2}, L_{k 3}$, and $L_{k 4}$ are neglected. The capacitors are considered large enough to accommodate the operation modes; their voltages are constant during the switching period. Operation modes 1,5 , and 6 are relatively short, and because of that, they are first ignored in the steady-state analysis of the converter. Once the simplified voltage gain is obtained, the analysis is extended to the case where the leakage inductances are present.

### 3.1. VOLTAGE STRESS ACROSS THE CAPACITORS AND VOLTAGE GAIN

Applying voltage-second balance principle to magnetizing inductances $L_{m 1}$ and $L_{m 2}$ as well as the KVLs around the loops of the equivalent circuits, the following voltage relationships are yielded:

$$
\begin{align*}
& V_{C_{c 1}}=V_{C_{c 2}}=\frac{1}{1-D} V_{i n} \\
& V_{C_{m 1}}=\frac{2+D N_{t p 2}+(1-D) N_{s p 1}}{1-D} V_{i n} \\
& V_{C_{m 2}}=\frac{1+D N_{s p 2}+(1-D) N_{t p 1}}{1-D} V_{i n}  \tag{10}\\
& V_{C_{o}}=V_{o}=\frac{4+N_{s p 1}+N_{t p 1}+N_{s p 2}+N_{t p 2}}{1-D} V_{i n} \\
& M=\frac{V_{o}}{V_{i n}}=\frac{4+N_{s p 1}+N_{t p 1}+N_{s p 2}+N_{t p 2}}{1-D}
\end{align*}
$$



Figure 5. The voltage gain versus turns-ratio $N$ and duty cycle $D$.

If all turns-ratios of CIs are same and equal to $N$ (i.e., $N_{s p 1}=N_{t p 1}=N_{s p 2}=N_{t p 2}=N$ ), (10) is simplified as:

$$
\begin{align*}
& V_{C_{c 1}}=V_{C_{c 2}}=\frac{1}{1-D} V_{i n} \\
& V_{C_{m 1}}=\frac{2+N}{1-D} V_{i n} \\
& V_{C_{m 2}}=\frac{1+N}{1-D} V_{i n}  \tag{11}\\
& V_{C_{o}}=V_{o}=\frac{4+4 N}{1-D} V_{i n} \\
& M=\frac{V_{o}}{V_{i n}}=\frac{4+4 N}{1-D}=\frac{4(N+1)}{1-D}
\end{align*}
$$

As seen from (10) and (11), the voltage gain of the proposed converter is controlled by the turns-ratios of the CIs and the duty cycle of the switches. The curve of the voltage gain for different values of $N$ and $D$ is sketched in Figure 5. Obviously, the the voltage gain increases significantly as duty cycle or turns-ratio increases; this makes the proposed converter reach high voltage gain without an extreme duty cycle. The proposed converter doubles the voltage gain under the same turns-ratio and duty cycle condition compared with the similar interleaved high step-up converters in [32] and [33] that each had two three-winding CIs and one more output diode.

In reality, the leakage inductances of the CIs cannot be zero. Considering the effect of the leakage inductances, by considering Mode 8 , the voltage gain calculation can be revised to (12). If all the turns-ratios of the CIs are equal to $N$ and all the leakage inductances are equal to $L_{\mathrm{k}}$ (i.e., $L_{k 1}=L_{k 2}=L_{k 3}=L_{k 4}=L_{k}$ ), the voltage gain can be written as in (13). According to (13), the voltage gain reduces as the leakage inductance increases.

$$
\left\{\begin{array}{l}
V_{L_{41}}=L_{k 1} \frac{\Delta i_{L_{k 1}}}{(1-D) T}=-\frac{2 f_{s w} L_{k 1}\left(N_{s p 1}+N_{t p 1}\right)}{1-D} I_{o} \\
V_{L_{k 2}}=L_{k 2} \frac{\Delta i_{L_{k 2}}}{(1-D) T}=\frac{2 f_{s w} L_{k 2}\left(N_{s p 2}+N_{t p 2}\right)}{1-D} I_{o}  \tag{13}\\
V_{L_{k 3}}=L_{k 3} \frac{\Delta i_{L_{k 3}}}{(1-D) T}=\frac{2 f_{s w} L_{k 3}}{1-D} I_{o} \\
V_{L_{k 4}}=L_{k 4} \frac{\Delta i_{L_{k 4}}}{(1-D) T}=-\frac{2 f_{s w} L_{k 4}}{1-D} I_{o} \\
V_{L_{k 1}}=L_{k 1} \frac{\Delta i_{L_{k 1}}}{(1-D) T}=-\frac{2 f_{s w} L_{k 1}\left(N_{s p 1}+N_{t p 1}\right)}{1-D} I_{o} \\
V_{L_{k 2}}=L_{k 2} \frac{\Delta i_{L k 2}}{(1-D) T}=\frac{2 f_{s w} L_{k 2}\left(N_{s p 2}+N_{t p 2}\right)}{1-D} I_{o} \\
V_{L_{k 3}}=L_{k 3} \frac{\Delta i_{L_{L 3}}}{(1-D) T}=\frac{2 f_{s w} L_{k 3}}{1-D} I_{o} \\
V_{L_{k 4}}=L_{k 4} \frac{\Delta i_{L_{k 4}}}{(1-D) T}=-\frac{2 f_{s w} L_{k 4}}{1-D} I_{o} \\
V_{o}=\frac{4+N_{s p 1} 1}{}+N_{t p 1}+N_{s p 2}+N_{t p 2} V_{i n}+\left(V_{L_{L 3}}-V_{L_{k 4}}\right)+\left(N_{s p 1}+N_{t p 1}\right) V_{L_{k 1}}-\left(N_{s p 2}+N_{t p 2}\right) V_{L_{k 2}} \\
M=\frac{V_{o}}{V_{i n}}=\frac{4+N_{s p 1}+N_{t p 1}+N_{s p 2}+N_{t p 2}}{1-D} \times \\
\frac{\frac{1}{1+\frac{1}{2}}}{1+\frac{2 f_{s w}}{(1-D)^{2} R}\left(\left(N_{s p 1}+N_{t p 1}\right)^{2} L_{k 1}+\left(N_{s p 2}+N_{t p 2}\right)^{2} L_{k 2}+L_{k 3}+L_{k 4}\right)} \\
M=\frac{V_{o}}{V_{i n}}=\frac{4(N+1)}{1-D} \times \frac{1}{1+\frac{4 f_{s w} L_{k}\left(N^{2}+1\right)}{(1-D)^{2} R}}
\end{array}\right.
$$

### 3.2. VOLTAGE STRESS ACROSS THE SEMICONDUCTOR DEVICES

Considering the same turns-ratios for all the windings, the maximum voltage stress across diodes and switches can be deduced as (14). It is obvious that as the turns-ratio increases from zero, the voltage stress of diodes $D_{c 1}$ and $D_{c 2}$ and both switches are reduced significantly compared with the conventional interleaved boost converter at the same input voltage and voltage gain; therefore, low-voltage-rated switches with low ON-state resistance could be employed, resulting in reducing the conduction losses. The voltage stress of regenerative diode $\mathrm{D}_{r 2}$ is always a quarter of the output voltage.

$$
\begin{align*}
& V_{D_{c 1}}=\frac{2}{1-D} V_{i n}=\frac{1}{2(N+1)} V_{o} \leq \frac{1}{2} V_{o} \\
& V_{D_{c 2}}=\frac{1}{1-D} V_{i n}=\frac{1}{4(N+1)} V_{o} \leq \frac{1}{4} V_{o} \\
& V_{D_{r 1}}=\frac{N+3}{1-D} V_{i n}=\frac{N+3}{4(N+1)} V_{o}  \tag{14}\\
& V_{D_{r 2}}=\frac{N+1}{1-D} V_{i n}=\frac{1}{4} V_{o} \\
& V_{D_{o}}=\frac{2(2 N+1)}{1-D} V_{i n}=\frac{2 N+1}{2(N+1)} V_{o} \\
& V_{Q_{1}}=V_{Q_{2}}=\frac{1}{1-D} V_{i n}=\frac{1}{4(N+1)} V_{o} \leq \frac{1}{4} V_{o}
\end{align*}
$$

### 3.3. CURRENT STRESS OF THE COMPONENTS

Supposing that the output load current is $I_{o}$, the average input current is $I_{i n}$, and the average currents of the magnetizing inductances $L_{m 1}$ and $L_{m 2}$ are $I_{L m 1}$ and $I_{L m 2}$, respectively, the average and RMS currents of the CIs could be obtained as:

$$
\begin{align*}
& I_{i n}=M \times I_{o}=\frac{4(N+1)}{1-D} I_{o} \\
& I_{L m_{1}}=I_{L m_{2}}=I_{L_{k 1}(A v g)}=I_{L_{k 2}(A v g)}=\frac{2(N+1)}{1-D} I_{o} \\
& I_{L_{k 3}(A v g)}=I_{L_{k 4}(A v g)}=0 \\
& I_{L_{k 1}(R M S)}=I_{L_{k 2}(R M S)}=2 \frac{\sqrt{(N+1)^{2}+\frac{2}{3} N^{2}(1-D)}}{1-D} I_{o}  \tag{15}\\
& I_{L_{k 3}(R M S)}=I_{L_{k 4}(R M S)}=\sqrt{\frac{8}{3(1-D)}} I_{o}
\end{align*}
$$

Also, the currents of the diodes and switches are:

$$
\begin{align*}
& I_{D_{c 1}(\text { Avg })}=I_{D_{c 2}(\text { Avg })}=I_{D_{r 1}(\text { Avg })}=I_{D_{r 2}(\text { Avg })}=I_{D_{o}(\text { Avg })}=I_{o} \\
& I_{D_{c 1}(R M S)}=I_{D_{c 2}(R M S)}=\frac{2(N+1)}{\sqrt{6(1-D)}} I_{o} \\
& I_{D_{r 1}(R M S)}=I_{D_{r 2}(R M S)}=I_{D_{o}(\text { RMS })}=\frac{2}{\sqrt{3(1-D)}} I_{o}  \tag{16}\\
& I_{Q_{1}(\text { Avg })}=I_{Q_{2}(\text { Avg })}=\frac{2(N+1)}{1-D} I_{o} \\
& I_{Q_{1}(R M S)}=I_{Q_{2}(R M S)}=\frac{2(N+1)}{\sqrt{D}(1-D)} I_{o}
\end{align*}
$$

## 4. DESIGN CONSIDERATIONS

### 4.1. COUPLED INDUCTOR DESIGN

4.1.1. Limitation of Turns-Ratio. The duty cycles of switches Q1 and Q2 are higher than 0.5 . Accordingly, from the voltage gain equation, the limitation of the turnsratio can be obtained from:

$$
\begin{equation*}
D=1-\frac{4(N+1)}{M} \geq 0.5 \rightarrow N \leq \frac{M-8}{8} \tag{17}
\end{equation*}
$$

4.1.2. Magnetizing Inductances. Considering maximum $\gamma \%$ current ripple, the magnetizing inductances of CIs can be calculated as:

$$
\begin{align*}
& I_{L m_{1}}=I_{L m_{2}}=I_{L m} \rightarrow \Delta i_{L m_{\max }}=\frac{\gamma}{100} I_{L m}=\frac{2 \gamma(N+1)}{100(1-D)} I_{o} \\
& L_{m_{1}}=L_{m_{2}}=L_{m} \geq \frac{V_{i n} D}{\Delta i_{L m_{\max }} f_{s w}}  \tag{18}\\
& \rightarrow L_{m} \geq \frac{100 D(1-D) V_{i n}}{2 \gamma f_{s w}(N+1) I_{o}}=\frac{100 D(1-D)^{2} R}{8 \gamma f_{s w}(N+1)^{2}}
\end{align*}
$$

4.1.3. Flux Density Constraint. The maximum flux densities of CIs are calculated as:

$$
\begin{align*}
& B_{\max _{1}}=B_{D C_{1}}+\frac{\Delta B_{1}}{2}=\frac{L_{m 1} I_{L_{m 1}}}{N_{p_{1}} A_{c_{1}}}+\frac{V_{i n} D}{2 N_{p_{1}} f_{s w} A_{c_{1}}}  \tag{19}\\
& B_{\max _{2}}=B_{D C_{2}}+\frac{\Delta B_{2}}{2}=\frac{L_{m 2} I_{L_{m 2}}}{N_{p_{2}} A_{c_{2}}}+\frac{V_{i n} D}{2 N_{p_{2}} f_{s w} A_{c 2}}
\end{align*}
$$

where $A_{c 1}$ and $A_{c 2}$ are the cross-sectional areas of the magnetic paths in the CIs' cores. Maximum flux densities $B_{\max 1}$ and $B_{\max 2}$ are required to be smaller than the saturation flux density of the selected magnetic cores.

### 4.2. LEAKAGE INDUCTANCE IMPACT AND DESIGN

The leakage inductances of CIs have some impacts on the converter performance. The current falling rate of the diodes is controlled by the leakage inductances-as the leakage inductances increase, the current falling rate of the diodes decreases. Thus, the diodes are turned off at ZCS condition, and there is no reverse-recovery problem for them at the instant of turn-off, and the switching loss of the proposed converter is reduced. In addition, according to (13), the voltage gain of the converter decreases as the leakage
inductances increase. Accordingly, a trade-off should be considered to design the leakage inductance of CIs leakage inductance. Therefore, strict care of the physical arrangement of the windings of the CIs is required to make its coupling coefficient as close to 1 as possible (but not exactly 1) to minimize the leakage inductance, but not to make it zero.

For a specified coupling coefficient $(k)$, the leakage inductance $\left(L_{k}\right)$ is calculated from (20).

$$
\begin{equation*}
k=\frac{L_{m}}{L_{m}+L_{k}} \rightarrow L_{k}=L_{m}\left(\frac{k-1}{k}\right) \tag{20}
\end{equation*}
$$

### 4.3. CAPACITORS DESIGN

The rated voltages of the capacitors can be determined from either (10) or (11). The capacitances can be determined using:

$$
\begin{align*}
& C_{c 1}=C_{c 2} \geq \frac{(1-D) \times \frac{1}{1-D} I_{o}}{f_{s w} \Delta V_{C_{c 1} \max }}=\frac{I_{o}}{f_{s w} \Delta V_{C_{c 1} \max }} \\
& C_{m 1} \geq \frac{(1-D) \times \frac{1}{1-D} I_{o}}{f_{s w} \Delta V_{C_{m 1} \max }}=\frac{I_{o}}{f_{s w} \Delta V_{C_{m 1} \max }}  \tag{21}\\
& C_{m 2} \geq \frac{(1-D) \times \frac{1}{1-D} I_{o}}{f_{s w} \Delta V_{C_{m 2} \max }}=\frac{I_{o}}{f_{s w} \Delta V_{C_{m 2} \max }} \\
& C_{o} \geq \frac{D I_{o}}{f_{s w} \Delta V_{C_{o} \max }}
\end{align*}
$$

where parameters $\Delta V_{C c 1 \text { max }}, \Delta V_{C c 2 \max }, \Delta V_{C m 1 \max }, \Delta V_{C m 2 \text { max }}$, and $\Delta V_{C o \text { max }}$ are the maximum voltage ripples of the capacitors calculated by (20) considering maximum $x \%$ voltage ripple.

$$
\begin{align*}
& \Delta V_{C_{c 1} \max }=\Delta V_{C_{c 2} \max }=\frac{x}{100} V_{C_{c 1}}=\frac{x}{400(1+N)} V_{0} \\
& \Delta V_{C_{m 1} \max }=\frac{x}{100} V_{C_{m 1}}=\frac{x(2+N)}{400(N+1)} V_{0}  \tag{22}\\
& \Delta V_{C_{m 1} \max }=\frac{x}{100} V_{C_{m 2}}=\frac{x}{400} V_{o} \\
& \Delta V_{C_{o} \max }=\frac{x}{100} V_{C_{o}}=\frac{x}{100} V_{o}
\end{align*}
$$

The RMS ripple currents of the capacitors are:

$$
\begin{align*}
& I_{C_{c 1}(R M S)}=I_{C_{c 2}(R M S)}=\sqrt{\frac{1+2(2 N+1)^{2}}{3(1-D)}} I_{o} \\
& I_{C_{m 1}(R M S)}=I_{C_{m 2}(R M S)}=\sqrt{\frac{8}{3(1-D)}} I_{o}  \tag{23}\\
& I_{C_{o}(R M S)}=\sqrt{\frac{D(7-3 D)}{3(1-D)}} I_{o}
\end{align*}
$$

### 4.4. SEMICONDUCTOR DEVICES SELECTION

The voltage and current ratings obtained from (14) and (16) provide an estimation for the voltage and current ranges of the semiconductor devices. However, a safety margin is considered to account for the effect of the parasitic elements to make sure that the semiconductor devices always operate safely.

## 5. COMPARATIVE STUDY

In this section, the proposed converter is compared to 12 existing converters of itsclass; they are all CI-based interleaved high-voltage gain DC-DC topologies. Table 1
summarizes the number of passive and active components, voltage gains, and voltage stresses across the semiconductor devices. The interleaved converters in [24-27] employ two two-winding CIs, while the ones in [28-35] and the proposed converter are based on utilizing two three-winding coupled inductors; thus, there are four magnetic windings in the converters in [24-27] and six magnetic windings in the converters in [28-35] and proposed converter. The voltage gains from the converters are plotted in Figurs 6(a) and 6(b) for $\mathrm{N}=1$ and $\mathrm{N}=2$, respectively. Comparing the three-winding CIs-based converters with the two-winding CIs-based converters, it is obvious that the use of more magnetic windings does not always result in increasing the voltage gain; For example, converters in [28-30, 32-34] with three-winding CIs have lower voltage gain than the converters in [26, 27] with two-winding CIs. However, for $N=1$, the proposed converter with three-winding CIs has the highest voltage gain; for $N=2$, the converter in [31] has the highest voltage gain, and the proposed converter has the next highest voltage gain among the competitors. Although for $N=2$, the converter in [31] has a higher voltage gain than the proposed converter, it has five more components compared to the proposed converter: two more capacitors, two more switches, and one more diode. In addition, although high $N$ values for the CIs increases the voltage gain further, it is advisable to have a lower $N$ to not only downsize the CIs but also to minimize the leakage inductances-thus, $N=1$ is used as the preferable value for the turns-ratios of the CIs. Moreover, with the exception of the


Figure 6. The voltage gain comparison for (a) $N=1$ and (b) $N=2$.
converter in [31] for $N \geq 1.5$, the proposed converter has the lowest voltage stress on the switches; therefore, switches with lower-rated voltages and smaller ON-state resistances could be adopted, resulting in decreased conduction losses and improved efficiency. Furthermore, with the exception of the converters in [24, 28, 29], the proposed converter has the smallest number of components, leading to reduced volume and cost. Also, it has relatively a low voltage stress on the output diode, implying that the diode with smaller voltage drop and ON -state resistance could be used, which contributes to reducing the conduction losses of the proposed converter.

Table 1. Comparison of proposed interleaved converter with other existing CI-based interleaved high gain DC-DC converters.

| Interleaved converter | Voltage gain | No. of CIs | No. of capacitors | No. of switches | No. of diodes | Total No. of components | No. of magnetic windings | $\begin{gathered} \text { Maximum } \\ \text { diode } \\ \text { voltage } \\ \text { stress } \\ \hline \end{gathered}$ | Voltage stress of main switches | $\begin{gathered} \text { Voltage } \\ \text { gain for } \\ D=0.6 \text { and } \\ N=1 \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Converter in [24] | $\frac{3 N+1}{1-D}$ | 2 | 4 | 2 | 5 | 13 | 4 | $\frac{2 N}{3 N+1} V_{o}$ | $\frac{1}{3 N+1} V_{o}$ | 10 |
| Converter in [25] | $\frac{2 N+2}{1-D}$ | 2 | 6 | 2 | 6 | 16 | 4 | $\frac{1}{2} V_{o}$ | $\frac{1}{2 N+2} V_{o}$ | 10 |
| Converter in [26] | $\frac{2 N+4}{1-D}$ | 2 | 6 | 2 | 6 | 16 | 4 | $\frac{N}{N+2} V_{o}$ | $\frac{1}{2 N+4} V_{o}$ | 15 |
| Converter in [27] | $\frac{2 N+4}{1-D}$ | 2 | 6 | 2 | 6 | 16 | 4 | $\frac{N}{N+2} V_{o}$ | $\frac{1}{2 N+4} V_{o}$ | 15 |
| Converter in [28] | $\frac{N}{1-D}$ | 2 | 2 | 3 | 2 | 9 | 6 | $\frac{2 N-1}{N} V_{o}$ | $\frac{1}{N} V_{o}$ | 2.5 |
| Converter in [29] | $\frac{N+1}{1-D}$ | 2 | 3 | 2 | 4 | 11 | 6 | $\frac{2 N+1}{N+1} V_{o}$ | $\frac{1}{N+1} V_{o}$ | 5 |
| Converter in [30] | $\frac{2+N+D(N-1)}{1-D}$ | 2 | 5 | 2 | 6 | 15 | 6 | $\frac{N+1}{2+N+D(N}$ | $\frac{1}{2+N+D(N}$ | 7.5 |
| Converter in [31] | $\frac{6 N+1}{1-D}$ | 2 | 7 | 4 | 6 | 19 | 6 | $\frac{2 N}{6 N+1} V_{o}$ | $\frac{1}{6 N+1} V_{o}$ | 17.5 |
| Converter in [32] | $\frac{2 N+2}{1-D}$ | 2 | 5 | 2 | 6 | 15 | 6 | $\frac{2 N+1}{2 N+2} V_{o}$ | $\frac{1}{2 N+2} V_{o}$ | 10 |
| $\begin{aligned} & \text { Converter } \\ & \text { in [33] } \end{aligned}$ | $\frac{2 N+2}{1-D}$ | 2 | 5 | 2 | 6 | 15 | 6 | $\frac{2 N+1}{2 N+2} V_{o}$ | $\frac{1}{2 N+2} V_{o}$ | 10 |
| Converter in [34] | $\frac{3 N+1}{1-D}$ | 2 | 7 | 2 | 8 | 19 | 6 | $\frac{2 N}{3 N+1} V_{o}$ | $\frac{1}{3 N+1} V_{o}$ | 10 |
| Converter in [35] | $\frac{2+3 N+D(2 N-1)}{1-D}$ | 2 | 8 | 2 | 9 | 21 | 6 | $\frac{N+1}{2+3 N+D(2}$ | $\frac{1}{2+3 N+D(2)}$ | 14 |
| Proposed Converter | $\frac{4 N+4}{1-D}$ | 2 | 5 | 2 | 5 | 14 | 6 | $\frac{2 N+1}{2 N+2} V_{o}$ | $\frac{1}{4 N+4} V_{o}$ | 20 |

Table 2. Parasitic elements of components used in experimental setup.

| Component | Parasitic Elements |
| :---: | :---: |
| Switches | ON-state resistance: $R_{D S(\text { on })}=0.0288 \Omega$ |
| Output capacitance: $C_{o s s}=189 \mathrm{pF}$ |  |
|  | Turn-on and turn-off times: $\mathrm{t}_{\mathrm{on}}=40 \mathrm{~ns}, \mathrm{t}$ off $=54 \mathrm{~ns}$ |
| Tiodes | Threshold forward voltage: |
| $V_{F 0, D c 1}=V_{F 0, D c 2}=V_{F 0, D r 1}=V_{F 0, D r 2}=0.45 \mathrm{~V}$ |  |
| $V_{F 0, D o}=0.75 \mathrm{~V}$ |  |
| ON-state resistance: |  |
|  | $R_{\mathrm{on}, D c 1}=R_{\mathrm{on}, D c 2}=R_{\mathrm{on}, D r 1}=R_{\mathrm{on}, D r 2}=0.1 \Omega$ |
| $R_{\mathrm{on}, D o}=0.17 \Omega$ |  |

## 6. LOSS ANALYSIS

The analytical loss analysis of the proposed converter is performed by considering the parasitic elements of the components. The parasitic elements of the proposed converter are presented in Table 2.

The MOSFETs' losses comprise conduction losses ( $P_{\text {cond }, Q}$ ) and switching losses ( $P_{s w, Q}$ ), calculated as:

$$
\begin{align*}
& P_{c o n d, Q_{1}}=R_{D S(o n)} I_{Q_{1}(R M S)}^{2} \\
& P_{c o n d, Q_{2}}=R_{D S(o n)} I_{Q_{2}(R M S)}^{2} \\
& P_{s w, Q_{1}}=f_{s w} V_{Q_{1}}\left(C_{o s s} V_{Q_{1}}+\frac{1}{2} I_{L_{m 1}}\left(t_{o n}+t_{o f f}\right)\right)  \tag{24}\\
& P_{s w, Q_{1}}=f_{s w} V_{Q_{2}}\left(C_{o s s} V_{Q_{2}}+\frac{1}{2} I_{L_{m 2}}\left(t_{o n}+t_{o f f}\right)\right) \\
& P_{Q}=P_{c o n d, Q_{1}}+P_{c o n d, Q_{2}}+P_{s w, Q_{1}}+P_{s w, Q_{2}}
\end{align*}
$$

The revere-recovery losses of the diodes are zero and neglected because due to the leakage inductances of CIs, the diodes turn off naturally under the ZCS condition. The conduction losses of the diodes are extracted from (25).

The conduction losses of the capacitors are calculated by (26).
The CIs' losses include copper losses $\left(P_{c u, C l}\right)$ and core losses $\left(P_{c, C I}\right)$. The core loss of the CIs is extracted from the datasheet of the selected magnetic cores; the copper and total losses are obtained by (27).

$$
\begin{align*}
& P_{c o n d, D_{c 1}}=V_{F 0, D_{c 1}} I_{D_{c 1}(A v g)}+R_{o n, D_{c 1}} I_{D_{c 1}(R M S)}^{2} \\
& P_{c o n d, D_{c 2}}=V_{F 0, D_{c 2}} I_{D_{c 2}(A v g)}+R_{o n, D_{c 2}} I_{D_{c 2}(R M S)}^{2} \\
& P_{c o n d, D_{r 1}}=V_{F 0, D_{r 1}} I_{D_{r 1}(A v g)}+R_{o n, D_{r 1}} I_{D_{r 1}(R M S)}^{2}  \tag{25}\\
& P_{c o n d, D_{r 2}}=V_{F 0, D_{r 2}} I_{D_{r 2}(A v g)}+R_{o n, D_{r 2}} I_{D_{r 2}(R M S)}^{2} \\
& P_{c o n d, D_{o}}=V_{F 0, D_{o}} I_{D_{o}(A v g)}+R_{o n, D_{o}} I_{D_{o}(R M S)}^{2} \\
& P_{D}=P_{c o n d, D_{c 1}}+P_{c o n d, D_{c 2}}+P_{c o n d, D_{r 1}}+P_{c o n d, D_{r 2}}+P_{c o n d, D_{o}} \\
& \quad P_{C_{c 1}}=R_{C_{c 1}} I_{C_{c 1}(R M S)}^{2}, \quad P_{C_{c 2}}=R_{C_{c 2}} I_{C_{c 2}(R M S)}^{2} \\
& \quad P_{C_{m 1}}=R_{C_{m 1}} I_{C_{m 1}(R M S)}^{2}, \quad P_{C_{m 2}}=R_{C_{m 2}} I_{C_{m 2}(R M S)}^{2}  \tag{26}\\
& \quad P_{C_{o}}=R_{C_{o}} I_{C_{o}(R M S)}^{2} \\
& \quad P_{C}=P_{C_{c 1}}+P_{C_{c 2}}+P_{C_{m 1}}+P_{C_{m 2}}+P_{C_{o}} \\
& P_{c u, C I_{1}}=R_{p_{1}} I_{L_{k 1}(R M S)}^{2}+R_{s_{1}} I_{L_{k 3}(R M S)}^{2}+R_{t_{1}} I_{L_{k 4}(R M S)}^{2} \\
& P_{c u, C I_{2}}=R_{p_{2}} I_{L_{k 2}(R M S)}^{2}+R_{s_{2}} I_{L_{k 3}(R M S)}^{2}+R_{t_{2}} I_{L_{k 4}(R M S)}^{2}  \tag{27}\\
& P_{C I}=P_{c u, C I_{1}}+P_{c u, C I_{2}}+P_{c, C I_{1}}+P_{c, C I_{2}}
\end{align*}
$$

Using (24)-(27), the total loss of the proposed converter is given by:

$$
\begin{equation*}
P_{L o s s}=P_{Q}+P_{D}+P_{C}+P_{C I} \tag{28}
\end{equation*}
$$

The analytical efficiency of the converter is obtained from (29).

$$
\begin{equation*}
\eta(\%)=100 \times \frac{P_{\text {out }}}{P_{\text {out }}+P_{\text {Loss }}} \tag{29}
\end{equation*}
$$

More detailed information about the analytically calculated loss breakdown and efficiency is provided in the next section.


Figure 7. Photograph of the experimental prototype.

Table 3. Specifications of the experimental prototype.

| Parameter/Component | Specification |
| :---: | :---: |
| Output voltage $V_{\mathrm{o}}$ | 400 V |
| Rated Power | 400 W |
| Magnetizing inductances $L_{\mathrm{m} 1}$ and $L_{\mathrm{m} 2}$ | $80 \mu \mathrm{H}$ |
| Leakage inductances $L_{\mathrm{k} 1}$ and $L_{\mathrm{k} 2}$ | $1.45 \mu \mathrm{H}$ |
| Leakage inductances $L_{\mathrm{k} 3}$ and $L_{\mathrm{k} 4}$ | $2.90 \mu \mathrm{H}$ |
| Capacitors $C_{\mathrm{c} 1}$ and $C_{\mathrm{c} 2}$ | B 32776 G 4506 K 000 |
|  | $50 \mu \mathrm{~F}$ |
| Capacitors $C_{\mathrm{cm} 1}$ and $C_{\mathrm{cm} 2}$ | B32678G4206K000 |
|  | $20 \mu \mathrm{~F}$ |
| Capacitor $C_{\mathrm{o}}$ | $\mathrm{C} 4 \mathrm{AEOBW5} 200 \mathrm{~A} 3 \mathrm{LJ}$ |
| Turns-ratios $N_{\mathrm{sp} 1}, N_{\mathrm{tp} 1}, N_{\mathrm{sp} 2}$, and $N_{\mathrm{tp} 2}$ | $20 \mu \mathrm{~F}$ |
| Switches $Q_{1}$ and $Q_{2}$ | 1 |
| Diodes $D_{\mathrm{cl} 1}, D_{\mathrm{c} 2}, D_{\mathrm{r} 1}$, and $D_{\mathrm{r} 2}$ | PSMN016-100PS |
| Output diode $D_{\mathrm{o}}$ | LQA06T300 |
|  | C3D10060A |

## 7. EXPERIMENTAL RESULTS

To experimentally verify the performance of the proposed converter, a 400 W prototype is developed, which is shown in Figure 7. The specifications for the implemented prototype are presented in Table 3. A C2000 ${ }^{\mathrm{TM}}$ microcontroller TMS320F28335 is used to generate two interleaved gate signals for switches $Q_{1}$ and $Q_{2}$. The proposed converter is tested with a switching frequency of 50 kHz . The turns-ratios of CIs are assumed to be
unity $(N=1)$. A FerroxCube core ETD54/28/19-3C90-A250 with 12 turns in the primary winding and 12 turns in each of the secondary and tertiary windings is used for implementing each CI .

Experimental waveforms of the proposed converter for the input voltage of 20 V and the output voltage of 400 V at the full load of 400 W are shown in Figure 8(a)-(i); the converter needs to operate at the duty cycle of 0.6 for the switches. From (11), the theoretical value of the voltage gain is calculated as 20. Note that there is a little difference between the experimentally measured and theoretically calculated values, which is unavoidable due to the existence of parasitic elements, especially the leakage inductances, in the reality. The output voltage along with the output current is depicted in Figure 8(a), with average respective values of 383 V and 0.98 A ; the measured output voltage is close enough to the theoretical value of 400 V , which verifies the ability of the proposed converter to achieve a high-voltage gain of 20 without extreme duty cycles for the switches. The experimental voltage waveforms for capacitors $C_{c 1}, C_{c 2}, C_{m 1}$, and $C_{m 2}$ are illustrated in Figure 8(b). The clamp capacitors voltages ( $V_{C c 1}$ and $V_{C c 2}$ ) are measured as 49 V , which verifies the calculated value of 50 V from (11). The voltages of multiplier capacitors are measured as 145 V and 94.5 V for $C_{m 1}$ and $C_{m 2}$, respectively; these values are close to the theoretical calculations of 150 V and 100 V for $V_{C m 1}$ and $V_{C m 2}$, respectively. The voltages across the semiconductor devices are depicted in Figures 8 (c) and (d); the voltage stresses of the switches and diodes confirm the calculated values from (14), which are: $V_{Q 1}=V_{Q 2}=V_{D c 2}=50 \mathrm{~V}, V_{D c 1}=V_{D r 2}=100 \mathrm{~V}, V_{D r 1}=200 \mathrm{~V}$, and $V_{D o}=300 \mathrm{~V}$. The voltage stresses of switches $Q_{1}$ and $Q_{2}$ are effectively clamped to a low voltage of 50 V because of clamp diodes $D_{c 1}$ and $D_{c 2}$. The voltage stresses of all the semiconductor devices are reasonably


Figure 8. Experimental waveforms of the proposed converter: (a) output current ( CH 1 ) and output voltage (CH2) [ $\left.t_{0}-t_{1}\right]$; (b) voltages of capacitors $C_{\mathrm{c} 1}(\mathrm{CH} 1), C_{\mathrm{c} 2}(\mathrm{CH} 2), C_{\mathrm{m} 1}$ (CH3), and $C_{\mathrm{m} 2}(\mathrm{CH} 4)$; (c) voltages of switches $Q_{1}(\mathrm{CH} 1)$ and $Q_{2}(\mathrm{CH} 2)$ as well as diodes $D_{c 1}(\mathrm{CH} 3)$ and $D_{c 2}(\mathrm{CH} 4)$; (d) voltages of diodes $D_{r 1}(\mathrm{CH} 1), D_{r 2}(\mathrm{CH} 2)$, and $D_{o}$ (CH3); (e) currents of leakage inductances $L_{k 1}(\mathrm{CH} 1)$ and $L_{k 2}(\mathrm{CH} 2)$ as well as input current (CH3); (f) currents of leakage inductances $L_{k 3}(\mathrm{CH} 1)$ and $L_{k 4}$; (g) currents of switches $Q_{1}(\mathrm{CH} 1)$ and $Q_{2}(\mathrm{CH} 2)$; (h) currents of diodes $D_{c 1}(\mathrm{CH} 1)$ and $D_{c 2}(\mathrm{CH} 2)$; (i) currents of diodes $D_{r 1}(\mathrm{CH} 1), D_{r 2}(\mathrm{CH} 2)$, and $D_{o}(\mathrm{CH} 3)$.
lesser than the output voltage ( 400 V ), and that enables the usage of the switches and diodes with low-voltage ratings; for this reason, the conduction losses are reduced, which contributes to efficiency improvement the proposed converter. The measured input current along with the currents of leakage inductances $L_{\mathrm{k} 1}$ and $L_{\mathrm{k} 2}$ are shown in Figure 8(e); the average values are measured to be about 20 A and 10 A for the input current and the currents of inductances $L_{k 1}$ and $L_{k 2}$, respectively. Due to the interleaving effect, the input current ripple is low, which leads to a long lifetime for the input PV source [36, 37]. Furthermore, as expected, the average currents of $L_{k 3}$ and $L_{k 4}$ are zero, as illustrated in Figure $8(\mathrm{f})$. The currents for switches $Q_{1}$ and $Q_{2}$ are shown in Figure $8(\mathrm{f})$, and the diodes' currents are depicted in Figures 8(g) and (h); as seen, they are turned off under ZCS condition, and there is no reverse-recovery issue for the diodes.

Figure 9 shows the dynamic response of the output voltage for a step change in the load from 400 W to 250 W and vice versa. It is obvious that as the load power changes, the output voltage deviation from 400 V changes slightly: for the load powers of 400 W and 250 W , the output voltage is 383 V (with deviation of 17 V ) and 388 V (with deviation of 12 V ), respectively; the deviation is small and less than $5 \%$, which proves the inherent stability of the proposed converter. This deviation could be eliminated if any simple closedloop control is applied to the converter.

Using the analytical loss calculations provided in Section VI, the efficiency curves of the converter for two different input voltages of 20 V and 15 V are obtained and compared with the experimental results in Figure 10. As seen, the full load experimental efficiency is about $94.05 \%$ for the voltage gain of 20 (corresponding to $V_{i n}=20 \mathrm{~V}$ and $D=0.6$ ) and $92.50 \%$ for the voltage gain of 26.67 (corresponding to $V_{i n}=15 \mathrm{~V}$ and $D=0.7$ ).


Figure 9. The dynamic response of the proposed converter: output voltage ( CH 1 ) and load current (CH2) for a step change in the load from 400 W to 250 W and vice versa for $V_{i n}=20 \mathrm{~V}$ and $D=0.6$.


Figure 10. The analytically calculated and experimentally measured efficiency curves for two different input voltages.

Also, according to the analytical results, the full load analytical efficiency is $94.72 \%$ and $93.05 \%$ for the input voltages of 20 V and 15 V , respectively. As observed, there is a deviation less than $1 \%$ between the analytical and experimental efficiency results. Figure 11 illustrates the analytical loss breakdown of the proposed converter at the full load of 400 W for two different input voltages of 20 V and 15 V . As observed, the power losses due to the CIs and MOSFETs are dominant and higher than other components.

(b)

Figure 11. Analytical loss breakdown of the proposed converter at the full load for two different input voltages and the same output voltage of 400 V : a) $\mathrm{V}_{\text {in }}=20 \mathrm{~V}$ and $D=0.6, \mathrm{~b}) \mathrm{V}_{\text {in }}=15 \mathrm{~V}$ and $D=0.7$.

## 8. CONCLUSION

An interleaved high-voltage gain DC-DC converter was proposed in this paper, which is suitable for PV systems. In an interleaved structure, three-winding CIs were combined with SC cells to achieve the following merits: high-voltage gain, low voltage stress on the switches and diodes, low current stress for the components, low input current ripple, and alleviation of the reverse-recovery problem of the diodes. The voltage stresses on the semiconductor devices were lesser than the output voltage, which leads to the employment of the low voltage-rating switches and diodes; thus, the conduction loss was
decreased, and the efficiency was improved. The alleviation of the reverse-recovery for the diodes was achieved by the ZCS conditions provided by CIs' leakage inductances. To verify the properties of the proposed converter, a comparative study was presented. In addition, to validate the theoretical analyses and calculations, a laboratory 400 W prototype was developed; the experimentally measured results were in agreement with the theoretically calculated values. The full load experimental efficiency was measured as $94.05 \%$ for the input voltage of 20 V . All in all, it was concluded that the proposed interleaved converter is suitable for interfacing low-voltage PV panels to a high-voltage DC bus.

## REFERENCES

[1] X. Yu, C. Cecati, T. Dillon, and M. G. Simões, "The New Frontier of Smart Grids," IEEE Industrial Electronics Magazine, vol. 5, pp. 49-63, 2011.
[2] Y. Hsieh, J. Chen, T. P. Liang, and L. Yang, "Novel High Step-Up DC-DC Converter With Coupled-Inductor and Switched-Capacitor Techniques for a Sustainable Energy System," IEEE Transactions on Power Electronics, vol. 26, pp. 3481-3490, 2011.
[3] C. Sun, X. Zhang, and X. Cai, "A Step-Up Nonisolated Modular Multilevel DC-DC Converter With Self-Voltage Balancing and Soft Switching," IEEE Transactions on Power Electronics, vol. 35, pp. 13017-13030, 2020.
[4] T. Nouri, N. V. Kurdkandi, and M. Shaneh, "A Novel ZVS High-Step-Up Converter With Built-In Transformer Voltage Multiplier Cell," IEEE Transactions on Power Electronics, vol. 35, pp. 12871-12886, 2020.
[5] Y. Tang, H. Tong, J. Kan, Y. Zhang, and K. Xu, "Symmetric Dual-Switch Converter," IEEE Transactions on Power Electronics, vol. 35, pp. 11955-11964, 2020.
[6] A. Alzahrani, M. Ferdowsi, and P. Shamsi, "High-Voltage-Gain DC-DC Step-Up Converter With Bifold Dickson Voltage Multiplier Cells," IEEE Transactions on Power Electronics, vol. 34, pp. 9732-9742, 2019.
[7] V. A. K. Prabhala, P. Fajri, V. S. P. Gouribhatla, B. P. Baddipadiga, and M. Ferdowsi, "A DC-DC Converter With High Voltage Gain and Two Input Boost Stages," IEEE Transactions on Power Electronics, vol. 31, pp. 4206-4215, 2016.
[8] B. P. Baddipadiga and M. Ferdowsi, "A high-voltage-gain dc-dc converter based on modified dickson charge pump voltage multiplier," IEEE Transactions on Power Electronics, vol. 32, pp. 7707-7715, 2017.
[9] X. Hu and C. Gong, "A High Gain Input-Parallel Output-Series DC/DC Converter With Dual Coupled Inductors," IEEE Transactions on Power Electronics, vol. 30, pp. 1306-1317, 2015.
[10] M. Das and V. Agarwal, "A novel, high efficiency, high gain, front end DC-DC converter for low input voltage solar photovoltaic applications," in IECON 2012 38th Annual Conference on IEEE Industrial Electronics Society, pp. 5744-5749, 2012.
[11] M. Chen, C. Yin, P. C. Loh, and A. Ioinovici, "Improved Large DC Gain Converters With Low Voltage Stress on Switches Based on Coupled-Inductor and Voltage Multiplier for Renewable Energy Applications," IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 8, pp. 2824-2836, 2020.
[12] Y. Zheng and K. M. Smedley, "Analysis and Design of a Single-Switch High StepUp Coupled-Inductor Boost Converter," IEEE Transactions on Power Electronics, vol. 35, pp. 535-545, 2020.
[13] Y. Zheng, B. Brown, W. Xie, S. Li, and K. Smedley, "High Step-Up DC-DC Converter With Zero Voltage Switching and Low Input Current Ripple," IEEE Transactions on Power Electronics, vol. 35, pp. 9416-9429, 2020.
[14] Y. P. Siwakoti and F. Blaabjerg, "Single Switch Nonisolated Ultra-Step-Up DC-DC Converter With an Integrated Coupled Inductor for High Boost Applications," IEEE Transactions on Power Electronics, vol. 32, pp. 8544-8558, 2017.
[15] A. M. S. S. Andrade, E. Mattos, L. Schuch, H. L. Hey, and M. L. d. S. Martins, "Synthesis and Comparative Analysis of Very High Step-Up DC-DC Converters Adopting Coupled-Inductor and Voltage Multiplier Cells," IEEE Transactions on Power Electronics, vol. 33, pp. 5880-5897, 2018.
[16] A. Ajami, H. Ardi, and A. Farakhor, "A Novel High Step-up DC/DC Converter Based on Integrating Coupled Inductor and Switched-Capacitor Techniques for Renewable Energy Applications," IEEE Transactions on Power Electronics, vol. 30, pp. 42554263, 2015.
[17] G. Wu, X. Ruan, and Z. Ye, "High Step-Up DC-DC Converter Based on Switched Capacitor and Coupled Inductor," IEEE Transactions on Industrial Electronics, vol. 65, pp. 5572-5579, 2018.
[18] W. Rong-Jong and D. Rou-Yong, "High step-up converter with coupled-inductor," IEEE Transactions on Power Electronics, vol. 20, pp. 1025-1035, 2005.
[19] S. m. Dwari and L. Parsa, "A Novel High Efficiency High Power Interleaved Coupled-Inductor Boost DC-DC Converter for Hybrid and Fuel Cell Electric Vehicle," in 2007 IEEE Vehicle Power and Propulsion Conference, pp. 399-404, 2007.
[20] Y. Zheng, W. Xie, and K. M. Smedley, "Interleaved High Step-Up Converter With Coupled Inductors," IEEE Transactions on Power Electronics, vol. 34, pp. 64786488, 2019.
[21] H. Moradisizkoohi, N. Elsayad, and O. A. Mohammed, "An Integrated Interleaved Ultrahigh Step-Up DC-DC Converter Using Dual Cross-Coupled Inductors With Built-In Input Current Balancing for Electric Vehicles," IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 8, pp. 644-657, 2020.
[22] K. Tseng and C. Huang, "High Step-Up High-Efficiency Interleaved Converter With Voltage Multiplier Module for Renewable Energy System," IEEE Transactions on Industrial Electronics, vol. 61, pp. 1311-1319, 2014.
[23] K. Tseng, C. Huang, and W. Shih, "A High Step-Up Converter With a Voltage Multiplier Module for a Photovoltaic System," IEEE Transactions on Power Electronics, vol. 28, pp. 3047-3057, 2013.
[24] T. Liu, M. Lin and J. Ai, "High Step-Up Interleaved dc-dc Converter With Asymmetric Voltage Multiplier Cell and Coupled Inductor," in IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 8, no. 4, pp. 4209-4222, 2020.
[25] X. Hu, W. Liang, X. Liu and Z. Yu, "A Hybrid Interleaved DC-DC Converter With a Wide Step-Up Regulation Range and Ultralow Voltage Stress," in IEEE Transactions on Industrial Electronics, vol. 67, no. 7, pp. 5479-5489, 2020.
[26] X. Hu, X. Liu, Y. Zhang, Z. Yu and S. Jiang, "A Hybrid Cascaded High Step-Up DC-DC Converter With Ultralow Voltage Stress," in IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 9, no. 2, pp. 1824-1836, 2021.
[27] S. -W. Seo, J. -H. Ryu, Y. Kim and J. -B. Lee, "Ultra-High Step-Up Interleaved Converter With Low Voltage Stress," in IEEE Access, vol. 9, pp. 37167-37178, 2021.
[28] W. Li and X. He, "High step-up soft switching interleaved boost converters with cross-winding-coupled inductors and reduced auxiliary switch number," IET Power Electronics, vol. 2, pp. 125-133, 2009.
[29] W. Li and X. He, "An Interleaved Winding-Coupled Boost Converter With Passive Lossless Clamp Circuits," IEEE Transactions on Power Electronics, vol. 22, pp. 1499-1507, 2007.
[30] K. Tseng, J. Chen, J. Lin, C. Huang, and T. Yen, "High Step-Up Interleaved ForwardFlyback Boost Converter With Three-Winding Coupled Inductors," IEEE Transactions on Power Electronics, vol. 30, pp. 4696-4703, 2015.
[31] T. Nouri, N. Vosoughi, S. H. Hosseini, and M. Sabahi, "A Novel Interleaved Nonisolated Ultrahigh-Step-Up DC-DC Converter With ZVS Performance," IEEE Transactions on Industrial Electronics, vol. 64, pp. 3650-3661, 2017.
[32] L. He and Y. Liao, "An Advanced Current-Autobalance High Step-Up Converter With a Multicoupled Inductor and Voltage Multiplier for a Renewable Power Generation System," IEEE Transactions on Power Electronics, vol. 31, pp. 69927005, 2016.
[33] W. Li, Y. Zhao, J. Wu, and X. He, "Interleaved High Step-Up Converter With Winding-Cross-Coupled Inductors and Voltage Multiplier Cells," IEEE Transactions on Power Electronics, vol. 27, pp. 133-143, 2012.
[34] T. Nouri, S. H. Hosseini, E. Babaei, and J. Ebrahimi, "Interleaved high step-up DCDC converter based on three-winding high-frequency coupled inductor and voltage multiplier cell," IET Power Electronics, vol. 8, pp. 175-189, 2015.
[35] S. M. Salehi, S. M. Dehghan and S. Hasanzadeh, "Interleaved-Input Series-Output Ultra-High Voltage Gain DC-DC Converter," in IEEE Transactions on Power Electronics, vol. 34, no. 4, pp. 3397-3406, 2019.
[36] M. Forouzesh, Y. Shen, K. Yari, Y. P. Siwakoti and F. Blaabjerg, "High-Efficiency High Step-Up DC-DC Converter With Dual Coupled Inductors for Grid-Connected Photovoltaic Systems," in IEEE Transactions on Power Electronics, vol. 33, no. 7, pp. 5967-5982, 2018.
[37] S. Pourjafar, H. Shayeghi, S. M. Hashemzadeh, F. Sedaghati, and M. Maalandish, "A non-isolated high step-up DC-DC converter using magnetic coupling and voltage multiplier circuit", IET Power Electronics, pp. 1-19, 2021.

# II. A THREE-WINDING COUPLED INDUCTOR-BASED DUAL-SWITCH HIGH STEP-UP DC-DC CONVERTER FOR PHOTOVOLTAIC SYSTEMS 

Ramin Rahimi, Graduate Student Member, IEEE, Saeed Habibi, Graduate Student<br>Member, IEEE, Pourya Shamsi, Senior Member, IEEE, Mehdi Ferdowsi, Member, IEEE


#### Abstract

This paper proposes a new high step-up DC-DC converter for photovoltaic (PV) applications. A dual-switch structure with a three-winding coupled inductor (3WCI), whose secondary and tertiary windings are integrated with switched-capacitor (SC) cells, is adopted to achieve a high-voltage gain with a small duty cycle, thus avoiding an extremely high duty cycle. The input current is continuous, and the voltage gain could be adjusted by two parameters: the switches' duty cycle and 3WCI's turns-ratio, thus increasing the design flexibility of the proposed converter. In addition, low-voltage-rated MOSFETs with small ON-state resistances are selected, and their losses are reduced due to the low voltage stress and small duty cycle of the switches. Moreover, the current-falling rates of most diodes are controlled by the 3 WCI 's leakage inductances. The operating modes, detailed analyses, and design considerations for the proposed converter are presented. Additionally, comparisons with other high step-up converters are provided. A 200-W laboratory prototype with an output voltage of 400 V is fabricated and tested using various input voltages to validate the theoretical analyses.


Keywords: High step-up DC-DC converter, high-voltage gain, coupled inductor, switched-capacitor, dual-switch, renewable energy, photovoltaic.

## 1. INTRODUCTION

Given the growing energy demands, conventional energy sources-such as fossil fuel and natural gas-can only last for a few decades; therefore, in the future, the world will face a serious problem due to the energy shortage crises and environmental pollutions [1]. Using clean renewable energy sources is a promising solution to the impending global energy crisis. With the reduction in the cost of photovoltaic (PV) systems, PV technology has the potential to become a primary renewable energy source for the future electricity supply [2]; however, output voltage of the PV panels is relatively low.

The series-connected configuration of the PV panels is a conventional solution to raise the voltage level, but due to any power mismatch of the panels and partial shading, the generated PV power is decreased. The most efficient solution is using a high step-up DC-DC converter to increase PV panel voltage to the desired value. Figure 1 depicts a general schematic of a PV generation system that includes a DC-AC converter to deliver power to the AC grid, a $\mathrm{DC}-\mathrm{DC}$ converter to inject the power to the DC micro-grid, and a high step-up DC-DC converter to increase the voltage generated by the PV panel. A conventional DC-DC boost converter can increase the PV panel voltage to a high value with an extremely large duty cycle; accordingly, the output diode suffers from the reverserecovery problem, and the voltage stress on the power switch is high and equal to the output voltage-consequently, a high-voltage-rated switch with high ON-state resistance $R_{D S(\text { on })}$ is required, which increases the conduction losses and limits the voltage gain, even at extremely high duty cycles $[3,4]$. Thereby, a conventional boost converter is not suitable for high-voltage gain PV applications.


Figure 1. General schematic of a PV generation system.

Recently, using the voltage-boosting techniques, many high step-up DC-DC converters were proposed to achieve a high-voltage gain without extremely large duty cycles. The voltage-boosting techniques are based on 1) multi-stage structure; including cascade, quadratic, and multilevel; 2) voltage multiplier cells (VMCs) including switchedcapacitor (SC) and switched-inductor (SL); 3) magnetic coupler, including coupled inductor (CI) and built-in transformer (BIT).

Multi-stage DC-DC converters suffer from large numbers of components that increase system size, volume, and cost of the system and decrease the conversion efficiency. The SC technique was adopted in [5-9] to obtain high step-up DC-DC converters. In SC-based converters, the capacitors operate alternately in parallel and series processes that correspond to charging and discharging states, respectively; consequently, at the capacitors' series-connected operating states, energy is released toward the output and a high output voltage is obtained. However, the main disadvantage of SC-based converters is that extreme instantaneous currents flow through the capacitors, leading to extra power losses and electromagnetic noises. In [10-12], the SL technique was used to improve the boost capability of the DC-DC converters. In SL-based high step-up
converters, an inherent high voltage gain can be achieved with the transition between inductors' parallel and series connections, relating to energizing and de-energizing states of the inductors, respectively. The SL cells can be either active or passive; active SL cells consist of active switches and inductors, and there are diodes and inductors in passive SL cells. The high step-up DC-DC converters in [3, 13-16] combined the SC and SL techniques to extend the voltage gains. The CI technique is integrated into SC, SL, or combined SC and SL techniques to further extend the voltage gain, examples of which were proposed in [17-25]. By employing CI, the voltage gain can be adjusted by two parameters: the turns-ratio of the CI and duty cycle of the power switches. These two degrees of freedom increase the converter design flexibility. These converters usually require a clamping circuitry to absorb the stored energy in the leakage inductance of the CI and to limit the voltage stresses on the switches. However, the duty cycle varies from 0 to 1 for CI-based converters in [17-25], therefore larger duty cycle must be used if a highvoltage gain is required, thus leading to high conduction losses on the power switches. Unlike the converters in [17-25], the CI-based converters in [26-36] have duty cycles ranging from 0 to 0.5 , which leads to achieving a high-voltage gain with a small duty cycle range lower than 0.5 . The converters in [26-31, 33-36] are based on the integration of the CI, Z-source (ZS) or quasi-Z-source (qZS) network, and SC techniques.

This paper proposes a dual-switch high step-up converter based on the combination of the CI and SC techniques, which is suitable for the PV applications. The initial idea with a two-winding CI was originally introduced in [32] by the authors, and in this paper, the modified version with a three-winding CI and different SC connections as well as the detailed analyses and experimental results are provided. Compared to the converter in [32],
the proposed converter offers higher voltage gain, lower voltage stresses on the switches, and higher efficiency. The voltage gain of the proposed converter is inversely proportional to (1-2D), which is more commonly seen in the ZS- or qZS-based high step-up DC-DC converters; however, the proposed converter is not a type of ZS or qZS converter. That is, the proposed converter is a dual-switch converter whose voltage gain is like the ZS and qZS-based DC-DC converters.

The primary merits of the proposed converter are as follows:

1) Like the ZS and qZS converters, the proposed converter achieves high-voltage gains with small duty cycles varying from 0 to 0.5 , thereby helping to reduce the conduction losses of the power switches. That is, because the range of the duty cycle does not exceed 0.5 , the conduction losses on the power switches are reduced at high-voltage gains.
2) The energy stored in the leakage inductances of the CI is absorbed and recycled successfully by means of passive lossless clamping circuitry, which further extends the voltage gain of the proposed converter.
3) The voltage stresses on the semiconductor devices are low; thus, low-voltagerated switches and diodes with low ON -state resistances are adopted, which reduces the conduction losses and improves the efficiency.
4) The current-falling rates of some diodes are controlled by the leakage inductances of the CI; accordingly, their reverse-recovery losses significantly decrease.
5) To adjust the converter's voltage gain, there are two degrees of freedom: CI's turns-ratio and duty cycle of the switches, thus making the proposed converter's design flexible.

The rest of the paper is organized as follows: Section 2 describes the circuit configuration and operating modes of the proposed converter. The steady-state analysis of the proposed converter is presented in Section 3. In Section 4, the main design considerations are provided. Comparisons with other similar high step-up DC-DC converters are given in Section 5. Section 6 describes the experimental results. The conclusion is drawn in Section 7.

## 2. CIRCUIT CONFIGURATION AND OPERATING MODES OF THE PROPOSED CONVERTER

### 2.1. CIRCUIT CONFIGURATION

The topology of the proposed high step-up DC-DC converter is shown in Figure 2(a), and its equivalent power circuit is depicted in Figure 2(b). Two power switches ( $S_{1}$ and $S_{2}$ ) are commanded simultaneously, and there is a three-winding CI (3WCI), which is modeled as a combination of a magnetizing inductor-representing the actual inductance of the 3 WCI -an ideal three-winding transformer, and leakage inductances connected in series with the transformer windings. Parameters $N_{p}, N_{s}$, and $N_{t}$ are the numbers of turns of the primary, secondary, and tertiary windings, respectively; $L_{k p}, L_{k s}$, and $L_{k t}$ are the corresponding leakage inductances; $L_{m}$ is the magnetizing inductance modeled in the primary side. In addition, five diodes $\left(D_{1}-D_{4}\right.$ and $\left.D_{o}\right)$ and four capacitors ( $C_{1}-C_{3}$ and $C_{o}$ ) are included in the proposed converter. The magnetizing inductance of the 3WCI serves as the boost inductor with turns number of $N_{p}$; The secondary and tertiary windings with turns numbers of $N_{s}$ and $N_{t}$ are connected in series with capacitors $C_{3}$ and $C_{2}$, respectively, to achieve a high-voltage gain. Coupling references of the 3 WCI are represented with "•", as


Figure 2. Proposed high step-up DC-DC converter and its equivalent circuit: (a) proposed converter, (b) equivalent circuit of the proposed converter.


Figure 3. Key current waveforms of the proposed converter.


Figure 4. Equivalent circuits of the operating modes for the proposed converter: (a) Mode 1 [ $\left.t_{0}-t_{1}\right]$, (b) Mode $2\left[t_{1}-t_{2}\right]$, (c) Mode $3\left[t_{2}-t_{3}\right]$, (d) Mode $4\left[t_{3}-t_{4}\right]$.
given in Figure 2. Parameter $R$ represents the load resistor; input and output voltages are $V_{i n}$ and $V_{o}$, respectively. Diodes $D_{1}$ and $D_{2}$ along with capacitor $C_{1}$ provide the passive lossless clamping circuitry for both switches $S_{1}$ and $S_{2}$ during their turn-off states.

### 2.2. OPERATING MODES OF THE PROPOSED CONVERTER

Two switches- $S_{1}$ and $S_{2}$-commanded simultaneously with the duty cycle of $D$ and switching period of $T=1 / f_{s w}$, where $f_{s w}$ is the switching frequency. The turns-ratios of 3 WCI are $N_{s p}=N_{s} / N_{p}$ and $N_{t p}=N_{t} / N_{p}$. In continuous conduction mode (CCM), there are four operating modes in one switching period with the theoretical key current waveforms depicted in Figure 3. The average input and output currents are represented by $I_{i n}$ and $I_{o}$, respectively.

Mode $1\left[t_{0}-t_{1}\right]$ : In this mode, as shown in Figure 4(a), both switches $S_{1}$ and $S_{2}$ turn on, and the current of the primary leakage inductance ( $i_{L k p}$ ) begins to increate at $t=t_{0}$. Diodes
$D_{3}$ and $D_{4}$ provide the path for the current of the secondary and tertiary leakage inductances ( $i_{L k s}$ and $i_{L k t}$ ), respectively. At the end of this mode, current $i_{L k p}$ reaches the magnetizing inductance's current ( $i_{L m}$ ) and diodes $D_{3}$ and $D_{4}$ turn off-the current-falling rate of these diodes are controlled by the leakage inductances of 3 WCI . In this mode, output capacitor $C_{o}$ provides the power to the load. The key circuit relationships for this mode are as in (1).

$$
\begin{align*}
& V_{L_{m}}+V_{L_{k p}}=V_{i n}+V_{C_{1}}, \quad N_{t p} V_{L_{m}}+V_{L_{k t}}=-V_{C_{2}}, \quad N_{s p} V_{L_{m}}-V_{L_{k s}}=-V_{i n}-V_{C_{3}} \\
& i_{D_{3}}(t)=i_{D_{4}}(t), \quad i_{L_{k s}}(t)=-i_{D_{3}}(t), \quad i_{L_{k}}(t)=i_{D_{4}}(t) \\
& i_{N p}(t)=N_{s p} i_{L_{l s}}(t)-N_{t p} i_{L_{k}}(t)=-\left(N_{s p} i_{D_{3}}(t)+N_{t p} i_{D_{4}}(t)\right)  \tag{1}\\
& i_{L_{k p}}(t)=i_{L_{L_{m}}}(t)+i_{N p}(t)=i_{L_{m}}(t)-\left(N_{s p} i_{D_{3}}(t)+N_{t p} i_{D_{4}}(t)\right) \\
& i_{S_{1}}(t)=i_{S_{2}}(t)=i_{L_{k p}}(t)+i_{L_{k s}}(t)=i_{L_{m}}(t)-\left(N_{s p}+1\right) i_{D_{3}}(t)-N_{t p} i_{D_{4}}(t)
\end{align*}
$$

Mode 2 [ $\left.t_{1}-t_{2}\right]$ : This mode, shown in Figure 4(b), begins at $t=t_{1}$ when the output diode starts to conduct as soon as the diodes $D_{3}$ and $D_{4}$ turn off. Current $i_{L k p}$ is higher than $i_{L m}$, and both increase linearly; current $i_{L k s}$ increases in the positive direction, while current $i_{L k t}$ increases in the negative direction. In this mode, the relationships are as:

$$
\begin{align*}
& V_{L_{m}}+V_{L_{k p}}=V_{i n}+V_{C_{1}}, \quad\left(N_{s p}+N_{t p}+1\right) V_{L_{m}}+V_{L_{h p}}-V_{L_{l s}}+V_{L_{h p}}=V_{o}-V_{C_{2}}-V_{C_{3}} \\
& i_{L_{k s}}(t)=i_{D_{o}}(t), \quad i_{L_{L k}}(t)=-i_{D_{o}}(t) \\
& i_{N_{p}}(t)=N_{s p} i_{L_{k s}}(t)-N_{t p} i_{L_{l k}}(t)=\left(N_{s p}+N_{t p}\right) i_{D_{o}}(t)  \tag{2}\\
& i_{L_{k p}}(t)=i_{L_{m}}(t)+i_{N p}(t)=i_{L_{m}}(t)+\left(N_{s p}+N_{t p}\right) i_{D_{o}}(t) \\
& i_{S_{1}}(t)=i_{S_{2}}(t)=i_{L_{p p}}(t)-i_{L_{k t}}(t)=i_{L_{m}}(t)+\left(N_{s p}+N_{t p}+1\right) i_{D_{o}}(t)
\end{align*}
$$

Mode3 [ $\left.t_{2}-t_{3}\right]$ : At $t=t_{2}$, both switches turn off. As shown in Figure 4(c), diodes $D_{1}$ and $D_{2}$ start to conduct; meanwhile, diode $D_{o}$ is still in ON -state to provide the path for both the secondary and tertiary sides' currents of the 3 WCI . The currents of all the leakage inductances begin to decrease at $t=t_{2}$. At $t=t_{3}$, the current of $L_{m}$ is equal to that of $L_{k p}$, and output diode $D_{o}$ turns off naturally. The relationships of this mode are as:

$$
\begin{align*}
& V_{L_{m}}+V_{L_{k p}}=V_{i n}-V_{C_{1}}, \quad\left(N_{s p}+N_{t p}+1\right) V_{L_{m}}+V_{L_{l p}}-V_{L_{L s}}+V_{L_{k s}}=V_{o}-V_{C_{2}}-V_{C_{3}} \\
& i_{L_{k s}}(t)=i_{D_{o}}(t), i_{L_{k}}(t)=-i_{D_{o}}(t) \\
& i_{N p}(t)=N_{s p} i_{L_{l s}}(t)-N_{t p} i_{L_{L k}}(t)=\left(N_{s p}+N_{t p}\right) i_{D_{o}}(t)  \tag{3}\\
& i_{L_{k p}}(t)=i_{L_{m}}(t)+i_{L_{N p}}(t)=i_{L_{m}}(t)+\left(N_{s p}+N_{t p}\right) i_{D_{o}}(t) \\
& i_{D 2}(t)=i_{D_{1}}(t)=i_{L_{k p}}(t)-i_{L_{k t}}(t)=i_{L_{m}}(t)+\left(N_{s p}+N_{t p}+1\right) i_{D_{o}}(t)
\end{align*}
$$

Mode $4\left[t_{3}-t_{4}\right]$ : At the beginning of this mode, shown in Figure $4(\mathrm{~d})$, diodes $D_{3}$ and $D_{4}$ turn on as soon as output diode $D_{o}$ turns off, and currents $i_{L k p}$ and $i_{L m}$ decrease to deenergize the 3 WCI . The power of load is provided by output capacitor $C_{o}$. This mode's relationships are as:

$$
\begin{align*}
& V_{L_{m}}+V_{L_{p p}}=V_{i n}-V_{C_{1}} \\
& -\left(N_{s p}+1\right) V_{L_{m}}-V_{L_{k p}}+V_{L_{k s}}=V_{C_{3}}, \quad N_{t p} V_{L_{m}}+V_{L_{k t}}=V_{C_{1}}-V_{C_{2}} \\
& i_{D_{3}}(t)=i_{D_{4}}(t), \quad i_{L_{k s}}(t)=-i_{D_{3}}(t), \quad i_{L_{k t}}(t)=i_{D_{4}}(t)  \tag{4}\\
& i_{N_{p} p}(t)=N_{s p} i_{L_{k s}}(t)-N_{t p} i_{L_{k t}}(t)=-\left(N_{s p} i_{D_{3}}(t)+N_{t p} i_{D_{4}}(t)\right) \\
& i_{L_{k p}}(t)=i_{L_{m}}(t)+i_{N p}(t)=i_{L_{m}}(t)-\left(N_{s p} i_{D_{3}}(t)+N_{t p} i_{D_{4}}(t)\right) \\
& i_{D 2}(t)=i_{D_{1}}(t)=i_{L_{k p}}(t)-i_{L_{k t}}(t)=i_{L_{m}}(t)-N_{s p} i_{D_{3}}(t)-\left(N_{t p}+1\right) i_{D_{4}}(t)
\end{align*}
$$

## 3. STEADY-STATE ANALYSIS OF THE PROPOSED CONVERTER

To simplify the steady-state analysis of the proposed converter, all capacitors are assumed to be large enough with the constant voltages during a whole switching period. Additionally, only Modes 2 and 4 are considered, and transitional Modes 1 and 3 are ignored because their durations are too short.

### 3.1. IDEAL VOLTAGE GAIN CALCULATION

From the operating modes analysis in Section II, the voltage on the magnetizing inductance in Modes 2 and 4 are given. By ignoring the effect of the leakage inductances and applying the volt-second balance principle to the magnetizing inductance, the capacitors' voltages are obtained as in (5).

$$
\begin{align*}
& V_{C_{1}}=\frac{1}{1-2 D} V_{i n} ; \quad V_{C_{2}}=\frac{1+2 N_{t p} D}{1-2 D} V_{i n} ; \quad V_{C_{3}}=\frac{2\left(N_{s p}+1\right) D}{1-2 D} V_{i n} \\
& V_{C_{o}}=V_{o}=\frac{3+2\left(N_{s p}+N_{t p}\right)}{1-2 D} V_{i n} \tag{5}
\end{align*}
$$

The voltage gain $(G)$ of the converter is given by:

$$
\begin{equation*}
G=\frac{V_{o}}{V_{i n}}=\frac{3+2\left(N_{s p}+N_{t p}\right)}{1-2 D} \tag{6}
\end{equation*}
$$

The duty cycle range is as $0<D<0.5$ for the proposed converter. As seen, the secondary and tertiary turns-ratios of the 3 WCI have the same effects on the voltage gain; so, it is reasonable to assume that $N_{s p}=N_{t p}=N$ and simplify the voltage gain as:

$$
\begin{equation*}
G=\frac{V_{o}}{V_{i n}}=\frac{3+4 N}{1-2 D} \tag{7}
\end{equation*}
$$

Figure 5 illustrates the voltage gain variation plots based on changing the duty cycle for different turns-ratios. As observed, by increasing the duty cycle and turns-ratio, the voltage gain increases; thus, the desired voltage gain is achieved by having control over two parameters including the turns-ratio of the 3 WCI and duty cycle of the switches-for instance, for $N=1$ and $D=0.25$, the voltage gain is 14 .


Figure 5. The ideal voltage gain versus the duty cycle for different turns-ratios.

### 3.2. LEAKAGE INDUCTANCE EFFECT ON VOLTAGE GAIN

By analyzing the current of output diode $D_{o}$, the effect of the 3 WCI 's leakage inductances on the voltage gain is clarified. Output diodes current ( $i_{\text {Do }}$ ) flows through the circuit during Modes 2 and 3; however, Mode 3 is too short and neglected. The duration of Mode 2 is $D T$. According to the converter's topology, the average current of diode $D_{o}$ is equal to output current $I_{o}$. Thereby, the peak current of the output diode ( $I_{D o, \max }$ ) can be obtained as:

$$
\begin{equation*}
\frac{1}{T} \int_{0}^{T} i_{D o}(t)=\frac{1}{T}\left(\frac{1}{2} \times I_{D_{o}, \text { max }} \times D T\right)=I_{o} \rightarrow I_{D_{o}, \text { max }}=\frac{2 I_{o}}{D}=\frac{2 V_{o}}{D R} \tag{8}
\end{equation*}
$$

Knowing $I_{D o, \text { max }}$ and ignoring the current ripple of the magnetizing inductance of the 3 WCI , in the presence of the leakage inductances, the calculation of the voltage gain is given as (9).

$$
\begin{align*}
& \Delta i_{D_{o}}=I_{D_{o}, \text { max }} \\
& \begin{aligned}
& V_{L_{k p}}=L_{k p} \frac{d i_{L_{k p}}}{d t}=L_{k p} \frac{d\left(i_{L m}+2 N i_{D_{o}}\right)}{d t}=2 N L_{k p} \frac{d i_{D_{o}}}{d t} \\
&=2 N L_{k p} \frac{\Delta i_{D_{o}}}{\Delta t}=2 N L_{k p} \frac{I_{D_{o}, \text { max }}}{D T}=\frac{4 N f_{s w} L_{k p} V_{o}}{D^{2} R} \\
& V_{L_{k s}}=L_{k s} \frac{d i_{L_{k s}}}{d t}=L_{k s} \frac{d i_{D_{o}}}{d t}=L_{k s} \frac{\Delta i_{D_{o}}}{\Delta t}=\frac{2 f_{s w} L_{k s} V_{o}}{D^{2} R} \\
& V_{L_{k t}}=L_{k t} \frac{d i_{L_{k t}}}{d t}=-L_{k t} \frac{d i_{D_{o}}}{d t}=-L_{k t} \frac{\Delta i_{D_{o}}}{\Delta t}=-\frac{2 f_{s w} L_{k t} V_{o}}{D^{2} R} \\
& V_{o}=(2 N+1) V_{L_{m}}+V_{L_{k p}}-V_{L_{l s}}+V_{L_{k t}}+V_{C_{2}}+V_{C_{3}} \\
& G=\frac{V_{o}}{V_{i n}}=\frac{3+4 N}{(1-2 D)\left(1+\frac{2 f_{s w}}{D^{2} R}\left(4 N^{2} L_{k p}+L_{k s}+L_{k t}\right)\right)}
\end{aligned} .
\end{align*}
$$

If all the leakage inductances are equal to $L_{\mathrm{k}}$ (i.e., $L_{k \mathrm{p}}=L_{k \mathrm{~s}}=L_{k t}=L_{k}$ ), the voltage gain can be written as in (10).

$$
\begin{equation*}
G=\frac{V_{o}}{V_{i n}}=\frac{3+4 N}{(1-2 D)\left(1+\frac{4 f_{s w} L_{k}}{D^{2} R}\left(2 N^{2}+1\right)\right)} \tag{10}
\end{equation*}
$$

According to (10), it is concluded that in the presence of the leakage inductance, the voltage gain is related to the switching frequency, leakage inductance, and load resistance, in addition to the duty cycle of the switches and turns-ratio of the 3WCI. Figure 6 shows the voltage gain plots versus the duty cycle for different values of leakage inductance with $N=1$. It is obvious that the leakage inductance degrades converter's voltage gain. Thus, the coupling coefficient $(k)$ of the $3 W C I$ must be as close to 1 as possible to minimize the leakage inductance impact on the voltage gain. On the other hand, a small amount of leakage inductance is required to limit the input current variation and currentfalling rate of some diodes. Therefore, the leakage inductance must not be zero, but should be minimized.


Figure 6. The effect of the leakage inductance on the voltage gain of the proposed converter for $\mathrm{N}=1$.

### 3.3. VOLTAGE STRESSES OF SEMICONDUCTORS

Semiconductors' voltage stresses can be calculated when they are in OFF states.
Their voltage stresses are as:

$$
\begin{align*}
& V_{S_{1}}=V_{S_{2}}=V_{D_{1}}=V_{D_{2}}=V_{C_{1}}=\frac{1}{1-2 D} V_{i n}=\frac{1}{3+4 N} V_{o} \\
& V_{D 3}=V_{D 4}=(N+1) V_{i n}+N V_{C_{1}}+V_{C_{3}}=\frac{1+2 N}{1-2 D} V_{i n}=\frac{1+2 N}{3+4 N} V_{o}  \tag{11}\\
& V_{D_{o}}=V_{o}-V_{C_{1}}=\frac{2+4 N}{1-2 D} V_{i n}=\frac{2+4 N}{3+4 N} V_{o}
\end{align*}
$$

Figure 7 presents the normalized voltage stresses (to the output voltage) of the semiconductors for the example duty cycle of 0.4 . It is seen that the voltage stresses of switches $S_{1}$ and $S_{2}$ and diodes $D_{1}$ and $D_{2}$ decrease as the turns-ratio of the 3 WCI increases. The voltage stresses on diodes $D_{3}, D_{4}$, and $D_{o}$ increase as the turns-ratio increases, however they are always lower than the output voltage. Therefore, low-voltage-rated semiconductors with low ON-state resistances can be selected to yield low conduction losses.


Figure 7. The semiconductors' normalized voltage stresses versus turns-ratio of the 3 WCI for $\mathrm{D}=0.4$.

### 3.4. CURRENT STRESSES OF COMPONENTS

The average input and output currents are $\mathrm{I}_{\mathrm{in}}$ and $I_{o}$, respectively, and $I_{L m}$ is the average current of the magnetizing inductance $L_{m}$. Currents $\mathrm{I}_{\mathrm{in}}$ and $I_{L m}$ are as:

$$
\begin{equation*}
I_{L m}=I_{i n}=\frac{3+4 N}{1-2 D} I_{o} \tag{12}
\end{equation*}
$$

The root-mean-square (RMS) currents of capacitors are obtained as:

$$
\begin{align*}
& I_{C_{1}, r m s}=\frac{2+4 N+2 D}{\sqrt{3}(1-2 D)} I_{o} \\
& I_{C_{2}, r m s}=I_{C_{3}, r m s}=\frac{2}{\sqrt{3 D(1-D)}} I_{o}  \tag{13}\\
& I_{C_{o}, r m s}=\sqrt{\frac{4-3 D}{3 D}} I_{o}
\end{align*}
$$

The average and RMS currents of the leakage inductances and semiconductors are given by (14).

$$
\begin{align*}
& I_{L_{k}, \text { avg }}=\frac{3+4 N}{1-2 D} I_{o}, \quad I_{L_{k}, \text { avg }}=I_{L_{k}, \text { avg }}=0 \\
& I_{S_{1}, \text { avg }}=I_{S_{2}, \text { avg }}=\frac{2 N+1.5}{1-2 D} I_{o} \\
& I_{D_{1}, \text { avg }}=I_{D_{2}, \text { avg }}=\frac{2(N-D)+2.5}{1-2 D} I_{o} \\
& I_{D_{3}, \text { avg }}=I_{D_{4}, \text { avg }}=I_{D_{o}, \text { avg }}=I_{o} \\
& I_{L_{k}, r m s}=\sqrt{\left(\frac{3+4 N}{1-2 D}\right)^{2}-\frac{8 N^{2}}{3 D(1-D)}} I_{o} \\
& I_{L_{k}, r m s}=I_{L_{k}, r m s}=\frac{2}{\sqrt{3 D(1-D)}} I_{o}  \tag{14}\\
& I_{S_{1}, r m s}=I_{S_{2}, r m s}=\frac{4 N+3}{\sqrt{3 D}(1-2 D)} I_{o} \\
& I_{D_{1}, r m s}=I_{D_{2}, r m s}=\frac{4(N-D)+5}{\sqrt{3(1-D)}(1-2 D)} I_{o} \\
& I_{D_{3}, r m s}=I_{D_{4}, r m s}=\frac{2}{\sqrt{3(1-D)}} I_{o} \\
& I_{D_{o}, r m s}=\frac{2}{\sqrt{3 D}} I_{o}
\end{align*}
$$

## 4. DESIGN CONSIDERATIONS

### 4.1. COUPLED INDUCTOR DESIGN

Assuming the current ripple of $\gamma \%$ and considering Mode 2, the magnetizing inductance $L_{m}$ is obtained as:

$$
\begin{equation*}
\Delta i_{L m}=\gamma \% I_{L m} \rightarrow L_{m}=\frac{D V_{L m}}{f_{s w} \Delta i_{L m}}=\frac{D(2-2 D)(1-2 D) R}{(3+4 N)^{2} \gamma \% f_{s w}} \tag{15}
\end{equation*}
$$

It is advisable to have a low N to downsize the 3 WCI and minimize the leakage inductance; N is supposed to be 1 in this paper. After specifying N , the turn numbers for the primary, secondary, and tertiary windings of the 3 WCI are obtained as:

$$
\begin{align*}
& N_{p}=\frac{L_{m} I_{L m}}{B_{\max } A_{c}}+\frac{V_{i n}(1-D)}{(1-2 D) B_{\max } f_{s w} A_{c}}  \tag{16}\\
& N_{s}=N_{t}=N N_{p}
\end{align*}
$$

where $A_{c}$ is the cross-sectional area of the magnetic path in the 3 WCI , and $B_{\max }$ is the specified maximum flux density that is required to be smaller than the saturation flux density of the selected magnetic core for the 3WCI .

To have a continuous input current, the input current variation ( $\mathrm{d} i_{\text {in }} / \mathrm{dt}$ ) must be limited by the leakage inductance of the 3WCI. Considering transitional Mode 1, for a given value of $\alpha$ as the maximum value of $\mathrm{d} i_{\mathrm{in}} / \mathrm{dt}$, the minimum leakage inductance is calculated as:

$$
\begin{align*}
& \frac{d i_{i n}}{d t}=\frac{d i_{L_{l p}}}{d t}+\frac{d i_{L_{l s}}}{d t}=\frac{1}{L_{k}} V_{L_{k p}}+\frac{1}{L_{k}} V_{L_{l s}} \\
& V_{L_{k p}}+V_{L_{L_{n}}}=V_{i n}+V_{C_{1}}=\frac{2-2 D}{1-2 D} V_{i n} \\
& \rightarrow V_{L_{k p}}+\frac{k}{1-k} V_{L_{l p}}=\frac{2-2 D}{1-2 D} V_{i n} \rightarrow V_{L_{k p}}=\frac{(1-k)(2-2 D)}{1-2 D} V_{i n}  \tag{17}\\
& V_{L_{k s}}-N V_{L_{m}}=V_{i n}+V_{C_{3}}=\frac{1+2 N}{1-2 D} V_{i n} \\
& \rightarrow V_{L_{k s}}+\frac{k}{1-k} V_{L_{k s}}=\frac{1+2 N}{1-2 D} V_{i n} \rightarrow V_{L_{l s}}=\frac{(1-k)(1+2 N)}{1-2 D} V_{i n} \\
& \frac{d i_{i n}}{d t} \leq \alpha \rightarrow L_{k} \geq \frac{(1-k)(3+2 N-2 D) V_{i n}}{\alpha(1-2 D)}
\end{align*}
$$

### 4.2. CAPACITORS DESIGN

The voltage stresses of all capacitors are presented in (5); their RMS current stresses are given by (13). By considering the maximum voltage ripple of $x \%$ for all capacitors, the capacitances can be calculated from Mode 2 by (18).

$$
\begin{align*}
& C_{1} \geq \frac{D\left|I_{C_{1}, o n}\right|}{x \% V_{C_{1}} f_{s w}}=\frac{(3+4 N)(1+2 N+D)}{x \%(1-2 D) f_{s w} R} \\
& C_{2} \geq \frac{D\left|I_{C_{2}, o n}\right|}{x \% V_{C_{2}} f_{s w}}=\frac{3+4 N}{x \%(1+2 N D) f_{s w} R}  \tag{18}\\
& C_{3} \geq \frac{D\left|I_{C_{3}, o n}\right|}{x \% V_{C_{3}} f_{s w}}=\frac{3+4 N}{x \%(2 N+2) D f_{s w} R} \\
& C_{o} \geq \frac{D I_{C_{o}, o n}}{x \% V_{C_{o}} f_{s w}}=\frac{1-D}{x \% f_{s w} R}
\end{align*}
$$

## 5. COMPARISON STUDY

In this section, a comparison study is completed to demonstrate the merits of the proposed converter and confirm its performance. For a fair comparison, the proposed converter is compared with the CI-based converters whose voltage gain is proportional to $1 /(1-2 \mathrm{D})$ and their duty cycle ranges from 0 to 0.5 . The comparison is summarized in Table 1. As seen, the number of switches, diodes, capacitors, magnetic cores, and magnetic windings, normalized current stress on the switches, maximum voltage stresses on the switches and diodes, total voltage stress on the semiconductors, and voltage gains are provided. The column named "Normalized current stress on switch(es)" indicates the average current of the switch(es) for each converter, which is normalized to the output current (Io). In the comparison of the voltage gain, as can be observed from Figure 8(a), the proposed converter provides highest voltage gains for the whole duty cycle range from 0 to 0.5 . Furthermore, under the same voltage gain and output current, the proposed converter and converter in [32] have the lowest current stress on the switches. Figure 8(b) shows the normalized maximum voltages stress on the switch(es) for all the converters

Table 1. Comparison of the proposed dc-dc converter with other similar converters.

| Converter | Number of |  | Voltage gain (G) | Normalized current stress on switch(es) | Maximum voltage stress on |  | Total voltage stress on semiconductors |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Switch(es)/ Diodes/ Capacitors | Magnetic cores/ Magnetic windings |  |  | Switch(es) | diodes |  |
| Ref. [26] | 1/5/7 | 3/5 | $\frac{1+2 N-D}{1-2 D}$ | $G-1$ | $\frac{2 G-1}{1+4 N} V_{i n}$ | $\frac{(2 G-1) N}{1+4 N} V_{i n}$ | $\frac{(2 G-1)(2+4 N)}{(1+4 N)} V_{i n}$ |
| Ref. [27] | 1/4/5 | 2/3 | $\frac{N(1+D)}{1-2 D}$ | G | $\frac{2 G+N}{3 N} V_{\text {in }}$ | $\frac{2 G+N}{3} V_{\text {in }}$ | $\frac{(2 G+N)(1+4 N)}{3 N} V_{i n}$ |
| Ref. [28] | 2/4/3 | 1/2 | $\frac{1+2 N}{1-2 D}$ | $G+N$ | $\frac{G}{1+2 N} V_{i n}$ | $\frac{2 G N}{1+2 N} V_{\text {in }}$ | $\frac{G(4+4 N)}{1+2 N} V_{i n}$ |
| Ref. [29] | 1/4/5 | 2/4 | $\frac{1+2 N}{1-2 D}$ | $G+1$ | $\frac{G}{1+2 N} V_{\text {in }}$ | $G V_{\text {in }}$ | $\frac{G(5+4 N)}{1+2 N} V_{i n}$ |
| Ref. [30] | 1/4/5 | 2/3 | $\frac{2+N}{1-2 D}$ | $G-1$ | $\frac{G}{2+N} V_{i n}$ | $\frac{G(1+N)}{2+N} V_{i n}$ | $\frac{G(5+2 N)}{2+N} V_{i n}$ |
| Ref. [31] | 2/2/2 | 2/3 | $\frac{1+N(1-D)}{1-2 D}$ | $G-1$ | $\frac{2 G-N}{2+N} V_{i n}$ | $\frac{(2 G-N) N}{2+N} V_{i n}$ | $\frac{(2 G-N)(3+N)}{2+N} V_{i n}$ |
| Ref. [32] | 2/5/4 | 1/2 | $\frac{3+2 N}{1-2 D}$ | $\frac{G-1}{2}$ | $\frac{G}{3+2 N} V_{i n}$ | $\frac{G(2+2 N)}{3+2 N} V_{\text {in }}$ | $\frac{G(9+4 N)}{3+2 N} V_{i n}$ |
| Ref. [33] | 1/5/6 | 1/3 | $\frac{2+N(2-D)}{1-2 D}$ | $G-1$ | $\frac{G(2 G-N)}{4 G+N(3 G-1)} V_{i n}$ | $\frac{G(2 G-N)(1+N)}{4 G+N(3 G-1)} V_{i n}$ | $\frac{G(2 G-N)(5+4 N)}{4 G+N(3 G-1)} V_{i n}$ |
| Ref. [34] | 1/4/5 | 2/3 | $\frac{1+N}{1-2 D}$ | $G-1$ | $\frac{G}{1+N} V_{i n}$ | $\frac{2 G+N(G+N+1)}{2(1+N)} V_{i n}$ | $\frac{6 G+N(5 G+N+1)}{2(1+N)} V_{i n}$ |
| Ref. [35] | 1/4/5 | 2/4 | $\frac{2+2 N+2 D(N-1)}{1-2 D}$ | G | $\frac{G(G+N-1)}{G-1+N(3 G+1)} V_{i n}$ | $\frac{G(G+N-1)(1+2 N)}{G-1+N(3 G+1)} V_{i n}$ | $\frac{G(G+N-1)(3+6 N)}{G-1+N(3 G+1)} V_{i n}$ |
| Ref. [36] | 1/4/5 | 2/3 | $\frac{2+N+D N}{1-2 D}$ | $G-1$ | $\frac{2 G+N}{4+3 N} V_{i n}$ | $\frac{(2 G+N)(1+N)}{(4+3 N)} V_{i n}$ | $\frac{(2 G+N)(5+3 N)}{4+3 N} V_{i n}$ |
| Proposed converter | 2/5/4 | 1/3 | $\frac{3+4 N}{1-2 D}$ | $\frac{G}{2}$ | $\frac{G}{3+4 N} V_{i n}$ | $\frac{G(2+4 N)}{3+4 N} V_{\text {in }}$ | $\frac{G(8+8 N)}{3+4 N} V_{i n}$ |

with $N=1$; as obvious, under the same input voltage and voltage gain, the proposed converter has the lowest voltage stress on the switches compared to other converters. The maximum voltage stress on the diodes is always less than the output voltage for the proposed converter and other converters except the converter in [29]. Figure 8(c) shows the comparison of the normalized total voltage stress on the semiconductors with the same voltage gain and input voltage for $N=1$. As seen, for high voltage gains, the total voltage stress on semiconductors of the proposed converter is lower than other converters except the one in [35]. There is only one magnetic core in the proposed converter and topologies in $[38,32,33]$, while other converters need multiple magnetic cores. Additionally, the converters in [28, 32] have two magnetic windings; there are five magnetic windings in the converter in [26] and three magnetic windings in other converters as well as the proposed converter. It is worth noting that the use of more magnetic windings does not always result


Figure 8. Comparison between the proposed converter and other similar converters for $N=1$ : (a) voltage gain; (b) normalized maximum voltage stress on the switch(es); (c) normalized total voltage stress on the semiconductors.
in increasing the voltage gain significantly. For example, the converter in [33] with three magnetic windings has lower voltage gain than the converter in [32] with two magnetic windings; also, the converters in [26, 29, 35] have more than two magnetic windings, but lower voltage gains than the converter in [32]. However, the proposed converter with three
magnetic windings has the highest voltage gain among all the converters with any number of magnetic cores. Among all the converters, only the converters in [28, 31] use fewer number of the diodes and capacitors than the proposed converter; however, their voltage gains are limited and their voltage stresses across the switches are higher than the proposed converter. Moreover, like the converters in [26-29, 32], the proposed converter does not share a common ground between the input and output sides. As a result, the proposed converter can achieve a high voltage gain with a low duty cycle of less than 0.5 , low voltage and current stresses on the switches, low total voltage stress on the semiconductors, and a continuous input current with only one magnetic core, thus causing a low-cost and highefficiency system.

## 6. LOSS ANALYSIS

To analyze the analytical losses of the proposed converter, the parasitic elements of the components are considered, which are listed in Table 2.

The losses of switches $S_{1}$ and $S_{2}$ includes the conduction loss and switching loss, which are calculated from (19).

$$
\begin{align*}
& P_{S_{1}}=P_{S_{1}, \text { cond }}+P_{S_{1}, s w}=R_{D S(o n)} I_{S_{1}, r m s}^{2}+V_{S_{1}}^{2} C_{o s s} f_{s w} \\
& P_{S_{2}}=P_{S_{2}, \text { cond }}+P_{S_{2}, s w}=R_{D S(o n)} I_{S_{2}, r m s}^{2}+V_{S_{2}}^{2} C_{o s s} f_{s w}  \tag{19}\\
& P_{S}=P_{S_{1}}+P_{S_{2}}
\end{align*}
$$

The 3WCI's loss is extracted by:

$$
\begin{equation*}
P_{3 W C I}=R_{p} I_{L_{k p}, r m s}^{2}+R_{s} I_{L_{k s}, r m s}^{2}+R_{t} I_{L_{k t}, r m s}^{2}+P_{\text {core }} \tag{20}
\end{equation*}
$$

where $P_{\text {core }}$ is the core loss of the 3 WCI , which is extracted from the datasheet of the selected magnetic core.

The conduction losses of the diodes are extracted from:

$$
\begin{align*}
& P_{D_{1}, \text { cond }}=V_{F_{D 1}} I_{D_{1}, \text { avg }}+r_{D_{1}} I_{D_{1}, \text { rms }}^{2} \\
& P_{D_{2}, \text { cond }}=V_{F_{D 2}} I_{D_{2}, \text { avg }}+r_{D_{2}} I_{D_{2}, \text { rms }}^{2} \\
& P_{D_{3}, \text { cond }}=V_{F_{D 3}} I_{D_{3}, \text { avg }}+r_{D_{3}} I_{D_{3}, \text { rms }}^{2}  \tag{21}\\
& P_{D_{4}, \text { cond }}=V_{F_{D 4}} I_{D_{4}, \text { avg }}+r_{D_{4}} I_{D_{4}, \text { rms }}^{2} \\
& P_{D_{o}, \text { cond }}=V_{F_{D o}} I_{D_{3}, \text { avg }}+r_{D_{o}} I_{D_{o}, \text { rms }}^{2} \\
& P_{D}=P_{D_{1}, \text { cond }}+P_{D_{2}, \text { cond }}+P_{D_{3}, \text { cond }}+P_{D_{4}, \text { cond }}+P_{D_{o}, \text { cond }}
\end{align*}
$$

The revere-recovery losses of the diodes are negligible and ignored in the loss calculation of the diodes.

The losses of the capacitors are given by:

$$
\begin{align*}
& P_{C_{1}}=E S R_{C_{1}} I_{C_{1}, r m s}^{2} \\
& P_{C_{2}}=E S R_{C_{2}} I_{C_{2}, r m s}^{2} \\
& P_{C_{3}}=E S R_{C_{3}} I_{C_{3}, r m s}^{2}  \tag{22}\\
& P_{C_{o}}=E S R_{C_{o}} I_{C_{o}, r m s}^{2} \\
& P_{C}=P_{C_{1}}+P_{C_{2}}+P_{C_{3}}+P_{C_{o}}
\end{align*}
$$

The total loss of the proposed converter is given by:

$$
\begin{equation*}
P_{L o s s}=P_{S}+P_{D}+P_{C}+P_{3 W C I} \tag{23}
\end{equation*}
$$

The analytical efficiency of the converter is calculated by:

$$
\begin{equation*}
\eta=\frac{P_{\text {out }}}{P_{\text {out }}+P_{\text {Loss }}} \tag{24}
\end{equation*}
$$

## 7. EXPERIMENTAL RESULTS

To verify the theoretical analysis and performance of the proposed high step-up converter, a 200 W prototype with the switching frequency of 50 kHz and an output voltage of 400 V was fabricated and tested. Figure 9 shows a photograph of the experimental setup and the designed 3 WCI , and the specifications of the fabricated circuit are given in Table 2. The 3 WCI was implemented using the ferrite core ETD54/28/19-3C90 with the turnsratio of 1 (i.e., $N=1$ ).

Experimental waveforms are presented in Figure 10 for the input voltage of 20 V , duty cycle of 0.325 , and output voltage of 400 V at the full load of 200 W . The capacitors' voltages are shown in Figure 10(a), which are consistent with the theoretical values calculated from (5) that: $V_{C 1} \approx 57 \mathrm{~V}, V_{C 1} \approx 97 \mathrm{~V}, V_{C 1} \approx 74 \mathrm{~V}$, and $V_{C o}=V_{o} \approx 391 \mathrm{~V}$; the voltage gain is approximately 20 , and that is consistent with (7). The voltages across the semiconductors are shown in Figures 10(b) and (c), and they agree with the theoretical values in (11) that are $V_{S 1}=V_{S 2}=V_{D 1}=V_{D 2}=57.14 \mathrm{~V}, V_{D 3}=V_{D 4}=171.42 \mathrm{~V}$, and $V_{D o}=342.85 \mathrm{~V}$. As observed, the switches' voltages are clamped at a low voltage of 57.1 V , which is far less than the output voltage of 400 V ; thus, the low-voltage-rated MOSFETs, with the part number of IRFP4568Pb and with a low $R_{D S(o n)}$ of $4.8 \mathrm{~m} \Omega$ were selected. It is worth noting that there are voltage spikes on the MOSFETS that are caused by the leakage inductances of the CI as well as the parasitic inductances of the electronic board's layout of the converter. As for the leakage inductances of the CI , diodes $D_{1}$ and $D_{2}$ along with capacitor $C_{1}$ provide a passive lossless clamp for both MOSFETs during their turn-off states to absorb the energy of the CI's leakage inductances. However, there may be still voltage


Figure 9. A photograph of the (a) whole experimental setup, (b) 3WCI.

Table 2. Specifications of the experimental setup.

| Component/Parameter | Value/Part Number |
| :---: | :---: |
| Rated power | 200 W |
| Capacitor $C_{1}$ | $\begin{gathered} \text { UKL2A221KHD } \\ (220 \mu \mathrm{~F}, \mathrm{ESR}=13.3 \mathrm{~m} \Omega) \\ \text { paralleled with } \mathrm{C} 4 \mathrm{ATFBW} 5100 \mathrm{~A} 3 \mathrm{FJ} \\ (10 \mu \mathrm{~F}, \mathrm{ESR}=3.3 \mathrm{~m} \Omega) \end{gathered}$ |
| Capacitors $C_{2}, C_{3}$ | $\begin{gathered} \text { B32678G4206K000 } \\ (20 \mu \mathrm{~F}, \mathrm{ESR}=3.3 \mathrm{~m} \Omega) \end{gathered}$ |
| Capacitor $C_{\text {o }}$ | DCP4L052007GD4KSSD $(20 \mu \mathrm{~F}, \mathrm{ESR}=6.2 \mathrm{~m} \Omega)$ |
| Three-winding coupled inductor (3WCI) | Ferrite core ETD54/28/19-3C90 $\left(L_{m=} 86 \mu \mathrm{H}, L_{k p}=L_{k s}=L_{k t}=1.5 \mu \mathrm{H}, \text { DCR: } R_{p}=R_{s}=R_{t}=10 \mathrm{~m} \Omega\right)$ |
| Switches $S_{1}$ and $S_{2}$ | $\begin{gathered} \text { IRFP4568PbF } \\ \left(R_{D S(\text { on })}=4.8 \mathrm{~m} \Omega, C_{\text {oss }}=977 \mathrm{pF}\right) \end{gathered}$ |
| Diodes $D_{1}$ and $D_{2}$ | $\begin{gathered} \text { STPS30M120S } \\ \left(V_{F}=0.45 \mathrm{~V}, \mathrm{r}_{\mathrm{D}}=15 \mathrm{~m} \Omega\right) \end{gathered}$ |
| Diodes $D_{3}$ and $D_{4}$ | $\begin{gathered} \text { VS- } 15 \mathrm{ETH} 03 \mathrm{PbF} \\ \left(V_{F}=0.8 \mathrm{~V}, \mathrm{r}_{\mathrm{D}}=83 \mathrm{~m} \Omega\right) \end{gathered}$ |
| Diode $D_{o}$ | $\begin{gathered} \text { MUR1560G } \\ \left(V_{F}=0.8 \mathrm{~V}, \mathrm{r}_{\mathrm{D}}=80 \mathrm{~m} \Omega\right) \end{gathered}$ |



Figure 10. Experimental waveforms under full load for $V_{i n}=20 \mathrm{~V}$ and $D=0.325$ : (a) voltages of capacitors $C_{1}(\mathrm{CH} 2), C_{2}(\mathrm{CH} 1), C_{3}(\mathrm{CH} 3)$, and $C_{o}(\mathrm{CH} 4)$; (b) voltages of switches $S_{1}(\mathrm{CH} 1)$ and $S_{2}(\mathrm{CH} 2)$ and diodes $D_{1}(\mathrm{CH} 3)$ and $D_{2}(\mathrm{CH} 4)$; (c) voltages of diodes $D_{3}(\mathrm{CH} 1), D_{4}(\mathrm{CH} 2)$, and $D_{o}(\mathrm{CH} 3)$; (d) input current $(\mathrm{CH} 1)$ and currents of leakage inductances $L_{k p}(\mathrm{CH} 2), L_{k s}(\mathrm{CH} 3)$, and $L_{k t}(\mathrm{CH} 4)$; (e) currents of switches $S_{1}$ $(\mathrm{CH} 1)$ and $S_{2}(\mathrm{CH} 2)$ and diodes $D_{1}(\mathrm{CH} 3)$ and $D_{2}(\mathrm{CH} 4) ;(\mathrm{f})$ currents of diodes $D_{3}$ $(\mathrm{CH} 1), D_{4}(\mathrm{CH} 2)$, and $D_{o}(\mathrm{CH} 3)$.
spikes on the MOSFETs due to parasitic inductances related the layout of the electronic board, which is reduced by utilizing a simple resistor-capacitor-diode (RCD) snubber in this paper. Moreover, since the voltage stress on the MOSFETs is about 57 V that is far less that the output voltage of 400 V , a low current flows through the RCD snubber. Accordingly, the elements of the RCD snubber have low ratings of the voltages and currents. Thus, the used snubber is very cheap with the low power loss and without a significant effect on the efficiency, size, and cost of the proposed DC-DC converter. The
input current and currents of the 3 WCI 's leakage inductances and semiconductors are shown in Figures 10(d)-(f); the RMS currents of the components are obtained as: $I_{S 1, \mathrm{rms}}=I_{S 2}$, ${ }_{\mathrm{rms}}=9.75 \mathrm{~A}, I_{D 1, \mathrm{rms}}=I_{D 2, \mathrm{rms}}=7.5 \mathrm{~A}, I_{D 3, \mathrm{rms}}=I_{D 4, \mathrm{rms}}=0.65 \mathrm{~A}, I_{D o, \mathrm{rms}}=1 \mathrm{~A}, I_{L k p, \mathrm{rms}}=9.7 \mathrm{~A}, I_{L k s}$, ${ }_{\mathrm{rms}}=I_{L k t, \mathrm{rms}}=1.1 \mathrm{~A}$, all of which are in good agreement with the theoretical calculations from (14) and the key waveforms in Figure (3), thus validating the performance and feasibility of the proposed converter and corresponding to the theoretical analyses. Clearly, the current-falling rates of diodes $D_{3}, D_{4}$, and $D_{o}$ are controlled by the leakage inductances of the 3 WCI , thereby leading to the significant reduction in the reverse-recovery losses of those diodes. As seen from Figure 10(d), the input current is continuous, which is helpful to increase the lifetime of the input renewable energy source. Note there is a little difference between practical and theoretical ideal current waveforms due to the parasitic elements of the circuit.

To verify the performance of the proposed converter under different input voltage and voltage gain conditions, the fabricated setup was tested at an input voltage of 34.5 V under the full load; keeping the constant output voltage at 400 V , the duty cycle was changed to approximately 0.2 to achieve the voltage gain of 11.6. The corresponding experimental waveforms are shown in Figure 11. It is experimentally observed that for the same output voltage, the voltage stresses of the switches and diodes remain constant when the input voltage and duty cycle vary. That is, the voltage stresses of the semiconductors are independent of the applied duty cycle. Figures 11(a)-(f) show that under new operating conditions, the proposed converter can ideally provide 400 V of fixed output voltage with a proper duty cycle and voltage gain.


Figure 11. Experimental waveforms under full load for $V_{i n}=34.5 \mathrm{~V}$ and $D=0.2$ : (a) voltages of capacitors $C_{1}(\mathrm{CH} 2), C_{2}(\mathrm{CH} 1), C_{3}(\mathrm{CH} 3)$, and $C_{o}(\mathrm{CH} 4)$; (b) voltages of switches $S_{1}(\mathrm{CH} 1)$ and $S_{2}(\mathrm{CH} 2)$ and diodes $D_{1}(\mathrm{CH} 3)$ and $D_{2}(\mathrm{CH} 4)$; (c) voltages of diodes $D_{3}(\mathrm{CH} 1), D_{4}(\mathrm{CH} 2)$, and $D_{o}(\mathrm{CH} 3)$; (d) input current $(\mathrm{CH} 1)$ and currents of leakage inductances $L_{k p}(\mathrm{CH} 2), L_{k s}(\mathrm{CH} 3)$, and $L_{k t}(\mathrm{CH} 4)$; (e) currents of switches $S_{1}$ $(\mathrm{CH} 1)$ and $S_{2}(\mathrm{CH} 2)$ and diodes $D_{1}(\mathrm{CH} 3)$ and $D_{2}(\mathrm{CH} 4)$; (f) currents of diodes $D_{3}$ $(\mathrm{CH} 1), D_{4}(\mathrm{CH} 2)$, and $D_{o}(\mathrm{CH} 3)$.

Since it is not possible to directly measure magnetizing current $i_{L m}$ with the current probe and oscilloscope, the data of all three leakage inductances' currents are imported into MATLAB to obtain $i_{L m}$ from $i_{L m}=i_{L k p}-N i_{L k s}+N i_{L k t}$, showing in Figure 12 for two different test points. As seen, the magnetizing current ripple is in a good agreement with (15); for instance, according to Figure 12(a), under the full load for $V_{\mathrm{in}}=20 \mathrm{~V}$, the duty cycle is 0.325 giving the current ripple of about 5.8 A with $L_{m}=86 \mu \mathrm{H}$.


Figure 12. The experimental magnetizing current $\left(i_{L m}\right)$ under full load with $V_{o}=400 \mathrm{~V}$ for (a) $V_{i n}=20 \mathrm{~V}$, (b) $V_{i n}=34.5 \mathrm{~V}$.


Figure 13. The effect of input filter on the input current: (a) proposed high step-up DCDC converter with the input LC filter, (b) input current for $V_{\mathrm{in}}=20 \mathrm{~V}$ and $D=0.325$, (c) input current for $V_{\text {in }}=34.5 \mathrm{~V}$ and $D=0.2$.

According to Figures 10(d) and 11(d), the proposed converter's input current ripple is as much as other high step-up DC-DC converters in [28,32,33] and less than the converters in $[26,29,35]$. However, using an input low-pass LC filter, the input current ripple is reduced. Figure 13(a) illustrates the proposed converter with an input LC filter, where $L_{i n}=20 \mu \mathrm{H}$ and $C_{i n}=20 \mu \mathrm{~F}$. Figures 13(b) and (c) depict the input current waveforms for two different operating conditions; as seen, thanks to the presence of the input filter, the input current is smooth that is preferable for the PV applications.


Figure 14. The dynamic response of the output voltage for a $50 \%$ step change in the load for $V_{i n}=34.5 \mathrm{~V}$.

Figure 14 presents the dynamic response of the output voltage for a $50 \%$ step change in the load from 200 W to 100 W and vice versa for $V_{i n}=34.5 \mathrm{~V}$; although the output voltage is not kept exactly constant at 400 V for different output load powers, the dynamic response illustrates the inherent stability of the proposed converter because the deviation from 400 V is small and less than $2.5 \%$.

Figure 15 shows the measured efficiency curve of the proposed converter from light load to full load for two different input voltages of 20 V and 34.5 V at the same output voltage of 400 V . Fluke 117 Multimeters were used to measure the input and output voltages and currents for calculating the efficiency. The full-load efficiency is $91.86 \%$ and $95.21 \%$ for the input voltage of 20 V with $G=20$ and 34.5 V with $G=11.6$, respectively. Meaning, the higher the input voltage, the higher the efficiency. Using (19)-(23), the analytical power loss distribution among the components of the proposed converter is obtained at full load of 200 W with output voltage of 400 V for two different input voltages of 20 V and 34.5 V , as illustrated in Figure 16. As seen, in the proposed converter, the largest losses occur in the diodes ( $36 \%$ ) and switches ( $51 \%$ ) for the input voltage of 20 V. Regarding the input voltage of 34.5 V , the loss in the 3 WCI decreases by $0.5 \%$, and the


Figure 15. Measured efficiency versus the output power for the output voltage of 400
V under two different input voltages of 20 V and 34.5 V .


Figure 16. Power loss distribution of the proposed converter for the output voltage of 400 V at full load for (a) $V_{i n}=20 \mathrm{~V}$ and (b) $V_{i n}=34.5 \mathrm{~V}$.
capacitors loss reduces by $1 \%$, the diodes loss increases by $3.5 \%$, and the switches loss reduces by $1 \%$, when compared with the input voltage of 20 V .

As mentioned in Introduction, the proposed converter is an attempt to improve the converter in [32]. Considering the same components for both converters under the same input voltage of 20 V and voltage gain of 20, the analytical full-load efficiency is $92.07 \%$ and $92.48 \%$ for the converter in [32] and proposed converter, respectively. The proposed converter needs to operate at the duty cycle of 0.325 , and the converter in [32] operates at the duty cycle of 0.375 to give the voltage gain of 20 with $N=1$ for the CI. Therefore, in the
proposed converter, the loss saved by the reduction of the duty cycle value is not counterbalanced by the additional winding ohmic loss of the 3 WCI . The most important reason is that according to (19), the switching loss of a MOSFET is proportional to the squared voltage stress, and since the voltage stress of the switches is about 57 V and 80 V for the proposed converter and converter in [32], respectively, the proposed converter has lower MOSFETs' switching loss than the converter in [32]. In addition, it is possible to adopt lower-voltage-rated MOSFETs with lower ON-state resistance for our proposed converter compared to the converter in [32], which can contribute to the reduced conduction loss of the MOSFETs and improved efficiency for the proposed converter.

## 8. CONCLUSION

In this paper, a high step-up DC-DC converter was proposed for PV applications. Using a 3WCI in a dual-switch structure, a high-voltage gain was obtained without applying a high duty cycle to the switches. Other merits of the proposed converter are continuous input current, low current and voltage stresses on the semiconductors, simple topological structure, reduced number of magnetic cores, and increased design flexibility. Furthermore, the current-falling rates of most diodes are controlled by the leakage inductances of the 3 WCI , leading to the significant reduction of their reverse-recovery losses. To investigate the proposed converter in detail, the operating modes, steady-state analyses, and design considerations were presented. Also, a comparison with other high step-up converters was conducted to verify the advantages of the proposed converter. The experimental results of a $200-\mathrm{W}$ prototype with the output voltage of 400 V and two
different input voltages of 20 V and 34.5 V were presented to validate the theoretical analyses and calculations.

## REFERENCES

[1] W. Li and X. He, "Review of Nonisolated High-Step-Up DC/DC Converters in Photovoltaic Grid-Connected Applications," IEEE Transactions on Industrial Electronics, vol. 58, pp. 1239-1250, 2011.
[2] F. Blaabjerg, C. Zhe, and S. B. Kjaer, "Power electronics as efficient interface in dispersed power generation systems," IEEE Transactions on Power Electronics, vol. 19, pp. 1184-1194, 2004.
[3] R. Rahimi, S. Habibi, M. Ferdowsi and P. Shamsi, "An Interleaved Quadratic High Step-Up DC-DC Converter With Coupled Inductor," in IEEE Open Journal of Power Electronics, vol. 2, pp. 647-658, 2021.
[4] R. Rahimi, S. Habibi, M. Ferdowsi and P. Shamsi, "Z-Source-Based High Step-Up DC-DC Converters for Photovoltaic Applications," in IEEE Journal of Emerging and Selected Topics in Power Electronics, pp. 1-14, 2021.
[5] V. A. K. Prabhala, P. Fajri, V. S. P. Gouribhatla, B. P. Baddipadiga, and M. Ferdowsi, "A DC-DC Converter With High Voltage Gain and Two Input Boost Stages," IEEE Transactions on Power Electronics, vol. 31, pp. 4206-4215, 2016.
[6] C. Young, M. Chen, T. Chang, C. Ko, and K. Jen, "Cascade Cockcroft-Walton Voltage Multiplier Applied to Transformerless High Step-Up DC-DC Converter," IEEE Transactions on Industrial Electronics, vol. 60, pp. 523-537, 2013.
[7] L. Müller and J. W. Kimball, "High Gain DC-DC Converter Based on the CockcroftWalton Multiplier," IEEE Transactions on Power Electronics, vol. 31, pp. 64056415, 2016.
[8] A. Alzahrani, M. Ferdowsi, and P. Shamsi, "High-Voltage-Gain DC-DC Step-Up Converter With Bifold Dickson Voltage Multiplier Cells," IEEE Transactions on Power Electronics, vol. 34, pp. 9732-9742, 2019.
[9] B. P. Baddipadiga and M. Ferdowsi, "A high-voltage-gain dc-dc converter based on modified dickson charge pump voltage multiplier," IEEE Transactions on Power Electronics, vol. 32, pp. 7707-7715, 2017.
[10] Y. Tang, D. Fu, T. Wang, and Z. Xu, "Hybrid Switched-Inductor Converters for High Step-Up Conversion," IEEE Transactions on Industrial Electronics, vol. 62, pp. 1480-1490, 2015.
[11] H. M. Maheri, E. Babaei, M. Sabahi, and S. H. Hosseini, "High Step-Up DC-DC Converter With Minimum Output Voltage Ripple," IEEE Transactions on Industrial Electronics, vol. 64, pp. 3568-3575, 2017.
[12] L. Yang, T. Liang, and J. Chen, "Transformerless DC-DC Converters With High Step-Up Voltage Gain," IEEE Transactions on Industrial Electronics, vol. 56, pp. 3144-3152, 2009.
[13] M. A. Salvador, T. B. Lazzarin, and R. F. Coelho, "High Step-Up DC-DC Converter With Active Switched-Inductor and Passive Switched-Capacitor Networks," IEEE Transactions on Industrial Electronics, vol. 65, pp. 5644-5654, 2018.
[14] B. Axelrod, Y. Berkovich, and A. Ioinovici, "Switched-Capacitor/Switched-Inductor Structures for Getting Transformerless Hybrid DC-DC PWM Converters," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 55, pp. 687-696, 2008.
[15] A. Kumar, Y. Wang, X. Pan, M. Raghuram, S. K. Singh, X. Xiong, et al., "SwitchedLC Based High Gain Converter With Lower Component Count," IEEE Transactions on Industry Applications, vol. 56, pp. 2816-2827, 2020.
[16] M. Nguyen, T. Duong, and Y. Lim, "Switched-Capacitor-Based Dual-Switch HighBoost DC-DC Converter," IEEE Transactions on Power Electronics, vol. 33, pp. 4181-4189, 2018.
[17] H. Liu and F. Li, "A Novel High Step-up Converter With a Quasi-active SwitchedInductor Structure for Renewable Energy Systems," IEEE Transactions on Power Electronics, vol. 31, pp. 5030-5039, 2016.
[18] H. Liu, F. Li, and J. Ai, "A Novel High Step-Up Dual Switches Converter With Coupled Inductor and Voltage Multiplier Cell for a Renewable Energy System," IEEE Transactions on Power Electronics, vol. 31, pp. 4974-4983, 2016.
[19] K. Zaoskoufis and E. C. Tatakis, "An Improved Boost-based DC/DC Converter with High Voltage step-up ratio for DC Microgrids," IEEE Journal of Emerging and Selected Topics in Power Electronics, pp. 1-1, 2020.
[20] Y. Ye, S. Chen, and Y. Yi, "Switched-Capacitor and Coupled-Inductor Based High Step-Up Converter with Improved Voltage Gain," IEEE Journal of Emerging and Selected Topics in Power Electronics, pp. 1-1, 2020.
[21] A. Mirzaee and J. S. Moghani, "Coupled Inductor-Based High Voltage Gain DC-DC Converter For Renewable Energy Applications," IEEE Transactions on Power Electronics, vol. 35, pp. 7045-7057, 2020.
[22] C. Shen and L. Chen, "Dual-Input Isolated Converter With Dual-Charge-Pump Cell for High Step-Up Voltage Ratio Achievement," IEEE Transactions on Industrial Electronics, vol. 67, pp. 9383-9392, 2020.
[23] M. E. Azizkandi, F. Sedaghati, H. Shayeghi, and F. Blaabjerg, "A High Voltage Gain DC-DC Converter Based on Three Winding Coupled Inductor and Voltage Multiplier Cell," IEEE Transactions on Power Electronics, vol. 35, pp. 4558-4567, 2020.
[24] J. Ai, M. Lin, and M. Yin, "A Family of High Step-Up Cascade DC-DC Converters With Clamped Circuits," IEEE Transactions on Power Electronics, vol. 35, pp. 48194834, 2020.
[25] S. Hasanpour, M. Forouzesh, Y. P. Siwakoti, and F. Blaabjerg, "A Novel Full SoftSwitching High-Gain DC/DC Converter Based on Three-Winding CoupledInductor," IEEE Transactions on Power Electronics, vol. 36, pp. 12656-12669, 2021.
[26] A. Torkan and M. Ehsani, "A Novel Nonisolated Z-Source DC-DC Converter for Photovoltaic Applications," IEEE Transactions on Industry Applications, vol. 54, pp. 4574-4583, 2018.
[27] F. Evran and M. T. Aydemir, "Z-source-based isolated high step-up converter," IET Power Electronics, vol. 6, pp. 117-124, 2013.
[28] N. Yang, J. Zeng, R. Hu, and J. Liu, "Novel non-isolated high step-up converter with fewer passive devices and low voltage stress of power switches," IET Power Electronics, vol. 13, pp. 2302-2311, 2020.
[29] B. Poorali, A. Torkan, and E. Adib, "High step-up Z-source DC-DC converter with coupled inductors and switched capacitor cell," IET Power Electronics, vol. 8, pp. 1394-1402, 2015.
[30] A. Samadian, S. H. Hosseini, M. Sabahi, and M. Maalandish, "A New Coupled Inductor Nonisolated High Step-Up Quasi Z-Source DC-DC Converter," IEEE Transactions on Industrial Electronics, vol. 67, pp. 5389-5397, 2020.
[31] B. Poorali and E. Adib, "Soft-Switched High Step-Up Quasi-Z-Source DC-DC Converter," IEEE Transactions on Industrial Electronics, vol. 67, pp. 4547-4555, 2020.
[32] R. Rahimi, S. Habibi, P. Shamsi, and M. Ferdowsi, "A Dual-Switch Coupled Inductor-Based High Step- Up DC-DC Converter for Photovoltaic-Based Renewable Energy Applications," in 2021 IEEE Texas Power and Energy Conference (TPEC), pp. 1-6, 2021.
[33] A. Samadian, S. H. Hosseini, and M. Sabahi, "A New Three-Winding Coupled Inductor Nonisolated Quasi-Z-Source High Step-Up DC-DC Converter," IEEE Transactions on Power Electronics, vol. 36, pp. 11523-11531, 2021.
[34] R. V. Silva, A. A. A. Freitas, M. R. Castro, F. L. M. Antunes, and S. E. M, "High gain qZS dc/dc converter with coupled inductor," in 2016 IEEE Applied Power Electronics Conference and Exposition (APEC), pp. 2592-2598, 2016.
[35] A. Samadian, M. G. Marangalu, S. H. Hosseini, and M. Sabahi, "Common Grounded High Step-up Z-Source DC-DC Converter with Coupled Inductors," in 2021 12th Power Electronics, Drive Systems, and Technologies Conference (PEDSTC), pp. 15, 2021.
[36] J. Zhao and D. Chen, "A Novel High Step-Up Quasi-Z-source DC-DC Converter with Coupled-inductor and Switched-Capacitor Techniques," in 2021 IEEE 12th Energy Conversion Congress \& Exposition - Asia (ECCE-Asia), pp. 2181-2186, 2021.

# III. Z-SOURCE-BASED HIGH STEP-UP DC-DC CONVERTERS FOR PHOTOVOLTAIC APPLICATIONS 

Ramin Rahimi, Student Member, IEEE, Saeed Habibi, Student Member, IEEE, Mehdi Ferdowsi, Member, IEEE, and Pourya Shamsi, Senior Member, IEEE


#### Abstract

This paper proposes three high step-up Z-source (ZS)-based DC-DC converters through integrating the conventional ZS network with switched-capacitor (SC) cells. The proposed converters offer a simple structure with a smooth input current, a high-voltage gain, and low voltage stress on the semiconductor devices. In addition, the proposed converters, unlike some existing ZS-based topologies in the literature, do not impose any limitation on the duty cycle of the power switch. These characteristics make the proposed converters excellent candidates to interface a low-voltage solar photovoltaic (PV) panel with a high-voltage DC bus in PV applications. Among the proposed three converters, the operating principles and steady-state analysis of the one with more components are presented in detail. However, the steady-state voltage and current relationships are also tabulated for two other proposed converters. In addition, design considerations are presented. The performance of the proposed converters is compared against similar existing high step-up DC-DC converters with regards to the component count, normalized voltage stress on the power switch and diodes, and voltage gain. Finally, the theoretical analyses and calculations are validated through experimental results using a $400 \mathrm{~W} / 400 \mathrm{~V}$ laboratory prototype.


Keywords: DC-DC boost converter, high step-up DC-DC converter, solar photovoltaic (PV), Z-source (ZS) converter, impedance network, switched-capacitor cell, renewable energy.

## 1. INTRODUCTION

The deployment of photovoltaic panels has grown significantly over the past decade. The general schematic of a PV system is shown in Figure 1: the PV panels are connected to the DC bus through a high step-up DC-DC converter. One of the main drawbacks of the PV generation is the PV panels' low output voltage. Connecting the PV panels in series is the conventional solution to increase the voltage level of the PV generation. However, the output power of the PV panels drops greatly due to partial shading and module mismatches [1]. In such case, the parallel-connected configuration of the PV panels is more efficient than a series-connected configuration [2]. Nevertheless, PV output voltage is relatively low in the parallel- connected PV panels. Therefore, DC-DC converters with high-voltage gains are required to boost the PV voltage to high levels. A conventional DC-DC boost converter can provide a high-voltage gain; however, it needs to operate under an extremely high duty cycle close to unity. Operating under a high duty cycle, voltage and current stresses of the components will increase and the converter would suffer from high conduction losses because the power switch conducts for a long time close to the switching period. Moreover, the output diode will conduct for a very short period of time, which causes the diode to suffer from a severe reverse-recovery problem [3, 4]. Typically, isolated converters achieve high-voltage gains by adjusting the turns- ratio of


Figure 1. The general schematic of a PV system.
the transformer. However, they suffer from high cost as well as large voltage spikes on the switches due to the leakage inductance of the transformers, and the power dissipation will harm the overall efficiency [5]. By contrast, non-isolated high step-up DC-DC converters are becoming suitable solutions for improving system efficiency and reducing the system cost in PV applications due to omitting the galvanic isolation transformers. The key requirements of DC-DC converters in the PV applications are as follows: drawing a continuous input current with low ripple to provide an accurate maximum power point tracking (MPPT) function; achieving a high-voltage gain with low or medium duty cycle; having the low voltage stresses on the switches and a simple structure with a low number of components and high efficiency.

Many non-isolated DC-DC converters have been proposed for high step-up applications. These converters utilize voltage-boosting techniques including switchedcapacitors (SC) cells [6-9], switched-inductor (SL)/voltage-lift (VL) cells [10-12], and coupled inductors [13]. Also, there are high step-up DC-DC converters derived from their isolated counterparts [14]. Recently, the Z-source (ZS) and quasi-Z-source (qZS) networks have been integrated with some voltage-boosting techniques to provide high step-up
converters. ZS and qZS configurations were originally proposed to overcome the problems of shoot-through and limited output voltage in traditional voltage-fed and current-fed inverters as well as to achieve a buck-boost voltage gain [15-17]. Consequently, the concept of boosting through ZS and qZS networks was extended to DC-DC converters. In [18], the operation states of the conventional ZS DC-DC converter were analyzed. In [19], the output diode was replaced with an inductor to further reduce the output voltage ripple. However, by replacing the output diode with an inductor, the voltage gain is lower compared to the conventional ZS converter in [18]. A modified ZS converter was proposed in [20], which can obtain lower voltage stresses on the switch and ZS network capacitors in comparison with the conventional ZS converter in [18]. However, the voltage gain was the same as that of the conventional ZS converter. In [21], the SL cells were integrated with the conventional ZS network, and consequently, a new SL ZS impedance network was proposed by adding six diodes and two inductors to the conventional ZS network. Although the voltage gain increased compared to the conventional ZS converter, the duty cycle was limited to $33.33 \%$, which is less than $50 \%$ of the conventional ZS converter. In [22], a modified ZS converter was proposed in which the output diode and output capacitor were connected to a node before the ZS network instead of after the ZS network as is common for the conventional ZS converter. Compared with the conventional ZS converter, the converter in [22] obtained higher voltage gains and provided a common ground for the input and output sides. A family of qZS converters was presented in [23]. The qZS converter is a modified version of the ZS converter featuring improvements including low voltage stresses on capacitors and common input and output ground wire. However, the voltage gain for qZS converter is the same as the ZS converter. In [24], a family of ZS and
qZS converters was introduced, which incorporated bipolar output voltage and fourquadrant operation characteristics with a minimized number of switching devices, inductors, and capacitors; however, the voltage gain was not high enough. In [25], by integrating the SC technique with the qZS converter, a high-voltage gain sixth-order qZS converter is introduced which has higher voltage gain and reduced capacitor voltage stresses than conventional converters. This converter has a common ground between its input and output terminals; however, the voltage gain is not sufficiently high. Another qZS converter integrated with the SC technique was proposed in [26], which had high voltage gain. However, the voltage stresses on capacitors of the SC cells were high and the voltage gain was not high enough. In [27], the SC technique was integrated with the qZS network, which resulted in a new converter exhibiting a voltage gain higher than the conventional ZS and qZS converters while keeping the main advantages-low voltage stress on ZS network capacitors, common ground, and wider duty ratio range-of qZS converter intact. However, the voltage stress on the capacitors of the SC cells was high. A family of hybrid ZS converters was presented in [28]. However, the voltage stress on the semiconductor power switch was high, the number of elements was high, and the maximum duty cycle was limited to $25 \%$ or $33.3 \%$. In [29], the VL technique was applied to the qZS converter for an increase in voltage gain. However, like [28], the voltage stresses across the devices were high and the duty cycle range was limited to $33.3 \%$. In [30], a hybrid SC-SL method was used to achieve a qZS high-voltage gain converter with a large number of the passive components. Integrating two SL cells to the qZS network, a high-voltage gain converter was proposed in [31]; however, the number of passive components and voltage stress
across the devices were high, and it suffered from a low duty cycle range limited to 23.6 $\%$.

In this article, the SC technique is integrated into the conventional ZS network, and consequently, a new SC-based ZS (SCZS) network is proposed. The proposed SCZS network's structure can be symmetrical or asymmetrical, and the asymmetrical structure can have two different configurations. Additionally, the output diode and output capacitor are connected to the SCZS network in a different way in comparison with the conventional ZS converters. As a result, three new SCZS DC-DC converters are derived from the process. The proposed topologies are completely different from other existing ZS-based high step-up DC-DC converters. Compared to the conventional ZS converter, the proposed converters significantly increase the voltage gain and reduce the voltage stresses on the semiconductor devices. Also, voltage stresses on all capacitors of the ZS network and SC cells are equal and low. In addition, the proposed converters do not suffer from limitations on the duty cycle.

This paper is organized as follows: in Section 2, the topologies of the proposed high step-up DC-DC converters are presented, and then, the operating principles are analyzed in detail using steady-state analyses. The voltage and current stresses of the components are also tabulated in Section 2. The design considerations are presented in Section 3. In Section 4, a comparative analysis between the proposed converters and other ZS/qZS high step-up converters is given. In Section 5, the analytical loss analysis is provided. The experimental results are presented in Section 6 to validate the features of the proposed converters. The MATLAB-based simulation results of the MPPT performance are given in

Section 7 to verify the capability of the proposed converters to provide the MPPT function in the PV applications. Finally, the conclusion is presented in Section 8.

## 2. TOPOLOGIES AND OPERATING PRINCIPLES OF THE PROPOSED CONVERTERS

### 2.1. TOPOLOGIES OF THE PROPOSED CONVERTERS

The proposed high step-up DC-DC converters are comprised of an input inductor $\left(L_{i n}\right)$, an input capacitor $\left(C_{i n}\right)$, an input diode $\left(D_{i n}\right)$, an SCZS network, a power switch $(Q)$, an output diode $\left(D_{o}\right)$, and an output filter capacitor $\left(C_{o}\right)$. The SCZS network can be either symmetrical SCZS (S-SCZS) or asymmetrical SCZS (AS-SCZS), and AS-SCZS network can have two variations: positive AS-SCZS (PAS-SCZS) network and negative AS-SCZS (NAS-SCZS) network. Thereby, three new SCZS DC-DC converters are derived, as shown in Figure 2. These topologies are named PAS-SCZS converter (PAS-SCZSC), NASSCZSC converter (NAS-SCZSC), and S-SCZS converter (S-SCZSC), as presented in Figure 2(a), Figure 2(b), and Figure 2(c), respectively.

According to Figure 2, both the PAS-SCZS and NAS-SCZS networks contain two inductors $\left(L_{1}, L_{2}\right)$, three capacitors $\left(C_{1}, C_{2}, C_{3}\right)$, and one diode $\left(D_{1}\right)$; the S-SCZS network contains two inductors $\left(L_{1}, L_{2}\right)$, four capacitors $\left(C_{1}, C_{2}, C_{3}, C_{4}\right)$, and two diodes ( $D_{1}, D_{2}$ ). The PV panel is represented by a voltage source $\left(V_{i n}\right)$, and the load is represented by a resistor $(R)$. The input inductor $\left(L_{i n}\right)$ and input capacitor $\left(C_{i n}\right)$ act as the input filter.

(c)

Figure 2. Topologies of the proposed ZS-based DC-DC converters: (a) PASSCZSC; (b) NAS-SCZSC; (c) S-SCZSC.

Table 1. Switching states of the proposed converters.

| Semiconductor Device | Switching State I | Switching State II |
| :---: | :---: | :---: |
| $Q$ | ON | OFF |
| $D_{\text {in }}$ | OFF | ON |
| $D_{o}$ | OFF | ON |
| $D_{1}$ | ON | OFF |
| $D_{2}$ (only for S-SCZSC) | ON | OFF |

### 2.2. OPERATING PRINCIPLES OF S-SCZSC

From the three proposed converters, only the S-SCZSC is analyzed here as it has more components than others. The analyses of the PAS-SCZSC and NAS-SCZSC can be easily made in a similar way. To analyze the proposed $S$-SCZSC, the following assumptions are made: it is operating at the steady-state condition; the capacitors are large enough such that their voltages are constant; all components are ideal, and their parasitic parameters are ignored; Switching transients are neglected. The input filter (consisting of $L_{i n}$ and $C_{i n}$ ) is designed such that the voltage across the input capacitor is equal to the input voltage (i.e., $V_{C i n}=V_{i n}$ ), and the average current of $D_{\text {in }}$ equals the input current $\left(I_{i n}\right)$. If inductances $L_{1}$ and $L_{2}$ are greater than their critical values, there are two switching states in continuous conduction mode (CCM), as listed in Table 1: when switch $Q$ is ON, SSCZSC is in switching state I, and when switch $Q$ is OFF, S-SCZSC is in switching state II. Both diodes $D_{1}$ and $D_{2}$ turn on simultaneously with switch $Q$, and they also turn off synchronically with switch $Q$. The key waveforms of the S-SCZSC are shown in Figure 3. Note that parameter $D$ is the duty cycle of the power switch—which typically ranges from 0 to $50 \%$ for ZS-based converters-and $T$ is the switching period, which is the reciprocal of the switching frequency $\left(f_{s w}\right)$. Also, the parameters with the subscripts of "on" and "off" represent the values when switch $Q$ is ON and OFF, respectively.

Switching State I $(0 \leq t \leq D T)$ : Figure 4(a) shows the equivalent circuit of switching state I starting when switch $Q$ turns on. In this state, switch $Q$ and diodes $D_{1}$ and $D_{2}$ are in ON state, and diodes $D_{\text {in }}$ and $D_{o}$ are in OFF state. According to the current flow paths shown for this switching state in Figure 4(a), the inductors are charged, capacitors $C_{1}, C_{2}$, and $C_{o}$ are discharged, and capacitors $C_{3}$ and $C_{4}$ are charged. By applying Kirchhof's


Figure 3. The key waveforms of proposed S-SCZSC.


Figure 4. The equivalent circuit of the proposed S-SCZSC for (a) switching state I and (b) switching state II.

Voltage Law (KVL), the following voltage relationships are obtained for this switching state:

$$
\begin{align*}
& V_{L_{1}}=V_{L_{\text {oon }}}=V_{C_{1}}=V_{C_{3}}  \tag{1}\\
& V_{L_{2}}=V_{L_{2} \text { on }}=V_{C_{2}}=V_{C_{4}} \tag{2}
\end{align*}
$$

Switching State II ( $D T \leq t \leq T$ ): Figure 4(b) represents the equivalent circuit of switching state II, which starts when switch $Q$ turns off. In this operating state, switch $Q$ and diodes $D_{1}$ and $D_{2}$ are in OFF state, and diodes $D_{i n}$ and $D_{o}$ are in ON state. According to the current flow paths shown for this state in Figure 4(b), the inductors are discharged, capacitors $C_{1}, C_{2}$, and $C_{o}$ are charged, and capacitors $C_{3}$ and $C_{4}$ are discharged. By applying KVL, the following voltage relationships are obtained for switching state II:

$$
\begin{gather*}
V_{L_{1}}=V_{L_{1} \text { off }}=V_{\text {in }}-V_{C_{2}}  \tag{3}\\
V_{L_{2}}=V_{L_{2} \text { off }}=V_{\text {in }}-V_{C_{1}}  \tag{4}\\
V_{o}=V_{C_{1}}+V_{C_{2}}+V_{C_{3}}+V_{C_{4}}-V_{\text {in }} \tag{5}
\end{gather*}
$$

### 2.3. VOLTAGE STRESSES ACROSS CAPACITORS AND VOLTAGE GAIN OF S-SCZSC

Considering (1)-(4) and by applying the voltage-second balance principle to inductors $L_{1}$ and $L_{2}$ in CCM, the following equations are obtained:

$$
\begin{align*}
& V_{C_{1}} \times D T+\left(V_{\text {in }}-V_{C_{2}}\right) \times(1-D) T=0  \tag{6}\\
& V_{C_{2}} \times D T+\left(V_{\text {in }}-V_{C_{1}}\right) \times(1-D) T=0 \tag{7}
\end{align*}
$$



Figure 5. The voltage gain curves for the proposed high step-up converters.

From (1)-(7), the voltage stresses across the capacitors and voltage gain $M$ of the proposed S-SCZS converter can be expressed as (8)-(10), where $0<\mathrm{D}<0.5$.

$$
\begin{gather*}
V_{C_{1}}=V_{C_{2}}=V_{C_{3}}=V_{C_{4}}=\frac{1-D}{1-2 D} V_{i n}=\frac{1-D}{3-2 D} V_{o}  \tag{8}\\
V_{C_{o}}=V_{o}=\frac{3-2 D}{1-2 D} V_{\text {in }}  \tag{9}\\
M=\frac{V_{o}}{V_{i n}}=\frac{3-2 D}{1-2 D} \tag{10}
\end{gather*}
$$

From the analysis above, the voltage stresses across S-SCZS network's capacitors $C_{1}, C_{2}, C_{3}$, and $C_{4}$ are the same and between $V_{o} / 4$ and $V_{o} / 3$. It is obvious that the voltage stress across output capacitor $C_{o}$ is equal to the output voltage. By performing similar analyses, the voltage gain of the other two proposed topologies (i.e., PAS-SCZSC and NAS-SCZSC) can be obtained as $M=\frac{2-D}{1-2 D}$. Figure 5 shows the voltage gain curves of the proposed PAS-SCZSC, NAS-SCZSC, and S-SCZSC. These curves show the capability of the proposed converters to achieve high voltage-gain gains. For example, when $D=0.4$, the voltage gain is 11 for S-SCZSC.

### 2.4. VOLTAGES STRESSES ACROSS THE POWER SEMICONDUCTOR DEVICES FOR S-SCZSC

Examining Figures 4(a) and (b), the reverse voltage stresses across diodes $D_{i n}, D_{1}$, $D_{2}, D_{o}$, and the voltage stress across power switch $Q$ can be deduced as (11)-(15).

$$
\begin{align*}
& V_{D_{i n}}=V_{C_{1}}+V_{C_{2}}-V_{i n}=\frac{1}{1-2 D} V_{i n}=\frac{1}{3-2 D} V_{o}  \tag{11}\\
& V_{D_{1}}=V_{C_{2}}+V_{C_{3}}-V_{i n}=\frac{1}{1-2 D} V_{i n}=\frac{1}{3-2 D} V_{o}  \tag{12}\\
& V_{D_{2}}=V_{C_{1}}+V_{C_{4}}-V_{i n}=\frac{1}{1-2 D} V_{i n}=\frac{1}{3-2 D} V_{o}  \tag{13}\\
& V_{D_{o}}=V_{o}-V_{C_{3}}-V_{C_{4}}=\frac{1}{1-2 D} V_{i n}=\frac{1}{3-2 D} V_{o}  \tag{14}\\
& V_{Q}=V_{o}-V_{C_{3}}-V_{C_{4}}=\frac{1}{1-2 D} V_{i n}=\frac{1}{3-2 D} V_{o} \tag{15}
\end{align*}
$$

The voltage stresses across all the semiconductor devices are less than half of the output voltage ( $<V_{o} / 2$ ). This feature results in reducing the losses of the S-SCZSC.

### 2.5. CURRENT STRESSES OF THE COMPONENTS FOR S-SCZSC

In this section, as a contract, except for the input current, the positive current is defined as flowing into the positive voltage terminal of the components. The average load current is $I_{o}$, the average input current is $I_{i n}$, and the average currents of inductors $L_{1}$ and $L_{2}$ are $I_{L 1}$ and $I_{L 2}$, respectively. The average currents through capacitors $C_{1}, C_{2}, C_{3}, C_{4}$, and $C_{\mathrm{o}}$ are $I_{C 1 \mathrm{on}}, I_{C 2 \mathrm{on}}, I_{C 3 \mathrm{on}}, I_{C 4 \mathrm{on}}$, and $I_{C o o n}$, when power switch $Q$ is turned on, and $I_{C 10 \mathrm{ff}}, I_{C 2 \mathrm{off}}$, $I_{C 3 o f f} I_{C 4 \mathrm{off}}$, and $I_{C o o f f}$, respectively, when the power switch $Q$ is turned off. By applying Kirchhof's Current Law (KCL) on the equivalent circuits of S-SCZSC in Figure 4, the following current relationships can be obtained:

$$
\begin{gather*}
I_{C_{1} \text { on }}=-\left(I_{L_{1}}+I_{C_{3} \text { on }}\right)  \tag{16}\\
I_{C_{2} \text { on }}=-\left(I_{L_{2}}+I_{C_{4} \text { on }}\right)  \tag{17}\\
I_{C_{o} \text { on }}=-I_{o}  \tag{18}\\
I_{C_{1} \text { off }}=I_{L_{2}}+I_{C_{4} \text { off }}  \tag{19}\\
I_{C_{2} \text { off }}=I_{L_{1}}+I_{C_{3} \text { off }}  \tag{20}\\
I_{C_{o} \text { off }}=-\left(I_{o}+I_{C_{3} \text { off }}\right)  \tag{21}\\
I_{C_{3} \text { off }}=I_{C_{4} \text { off }} \tag{22}
\end{gather*}
$$

By applying the ampere-second balance principle to capacitors $C_{1}, C_{2}, C_{3}, C_{4}$, and $C_{\mathrm{o}}$ in CCM, the following equations are obtained:

$$
\begin{align*}
& \left\{\begin{array}{l}
I_{C_{1} \text { on }} \times D T+I_{C_{1} \text { off }} \times(1-D) T=0 \\
-\left(I_{L_{1}}+I_{C_{3} \text { on }}\right) \times D T+\left(I_{L_{2}}+I_{C_{4} \text { off }}\right) \times(1-D) T=0
\end{array}\right.  \tag{23}\\
& \left\{\begin{array}{l}
I_{C_{2} \text { on }} \times D T+I_{C_{2} \text { off }} \times(1-D) T=0 \\
-\left(I_{L_{2}}+I_{C_{4} \text { on }}\right) \times D T+\left(I_{L_{1}}+I_{C_{3} \text { off }}\right) \times(1-D) T=0
\end{array}\right.  \tag{24}\\
& I_{C_{3} \text { on }} \times D T+I_{C_{3} \text { off }} \times(1-D) T=0  \tag{25}\\
& I_{C_{4} \text { on }} \times D T+I_{C_{4} \text { off }} \times(1-D) T=0  \tag{26}\\
& \left\{\begin{array}{l}
I_{C_{o} o n} \times D T+I_{C_{o} \text { off }} \times(1-D) T=0 \\
-I_{o} \times D T-\left(I_{o}+I_{C_{3} \text { off }}\right) \times(1-D) T=0
\end{array}\right. \tag{27}
\end{align*}
$$

From (16)-(27), the following relationships are obtained:

$$
\begin{equation*}
I_{C_{1} o n}=I_{C_{2} o n}=-\frac{1}{D(1-2 D)} I_{o} \tag{28}
\end{equation*}
$$

$$
\begin{gather*}
I_{C_{1} \text { off }}=I_{C_{2} \text { off }}=\frac{1}{(1-D)(1-2 D)} I_{o}  \tag{29}\\
I_{C_{3} \text { on }}=I_{C_{4} o n}=\frac{1}{D} I_{o}  \tag{30}\\
I_{C_{3} \text { off }}=I_{C_{4} \text { off }}=-\frac{1}{1-D} I_{o}  \tag{31}\\
I_{C_{o} \text { off }}=\frac{D}{1-D} I_{o}  \tag{32}\\
I_{L_{1}}=I_{L_{2}}=\frac{2}{1-2 D} I_{o} \tag{33}
\end{gather*}
$$

Given that the converter is assumed to be ideal without any power losses, the following equation can be written:

$$
\begin{equation*}
V_{i n} \times I_{i n}=V_{o} \times I_{o} \rightarrow I_{i n}=M \times I_{o}=\frac{3-2 D}{1-2 D} I_{o} \tag{34}
\end{equation*}
$$

Using Figure 4 and (28)-(34), the current stresses (equivalent average currents during the conduction states, not entire switching period) across diodes $D_{\text {in }}, D_{1}, D_{2}, D_{\mathrm{o}}$ and the switch $Q$ can be derived as:

$$
\begin{gather*}
I_{D_{i n}}=\frac{I_{i n}}{1-D}=\frac{3-2 D}{(1-D)(1-2 D)} I_{o}  \tag{35}\\
I_{D_{1}}=I_{C_{3} o n}=\frac{1}{D} I_{o}  \tag{36}\\
I_{D_{2}}=I_{C_{4} o n}=\frac{1}{D} I_{o}  \tag{37}\\
I_{D_{o}}=-I_{C_{3} \text { off }}=\frac{1}{1-D} I_{o}  \tag{38}\\
I_{Q}=I_{L_{1}}+I_{C_{3} o n}-I_{C_{2} o n}=\frac{2}{D(1-2 D)} I_{o} \tag{39}
\end{gather*}
$$

Table 2. Voltage stress of the components for the proposed converters.

| Component |  | Parameter | Proposed topology |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \text { PAS-SCZSC } \\ \text { and NAS-SCZSC } \end{gathered}$ | S-SCZSC |
| Inductors | $\mathrm{L}_{1}$ |  | $V_{\text {Lon }}$ | $\frac{1-D}{2-D} V_{o}$ | $\frac{1-D}{3-2 D} V_{o}$ |
|  |  | $V_{L_{1} \text { off }}$ | $-\frac{D}{2-D} V_{o}$ | $-\frac{D}{3-2 D} V_{o}$ |
|  | $\mathrm{L}_{2}$ | $V_{\text {Leon }}$ | $\frac{1-D}{2-D} V_{o}$ | $\frac{1-D}{3-2 D} V_{o}$ |
|  |  | $V_{L_{2} \text { off }}$ | $-\frac{D}{2-D} V_{o}$ | $-\frac{D}{3-2 D} V_{o}$ |
| Capacitors | $\mathrm{C}_{1}$ | $V_{C_{1}}$ | $\frac{1-D}{2-D} V_{o}$ | $\frac{1-D}{3-2 D} V_{o}$ |
|  | $\mathrm{C}_{2}$ | $V_{C_{2}}$ |  |  |
|  | $\mathrm{C}_{3}$ | $V_{C_{3}}$ |  |  |
|  | $\mathrm{C}_{4}$ | $V_{C_{4}}$ |  |  |
|  | $\mathrm{C}_{0}$ | $V_{C_{o}}$ | $V_{o}$ | $V_{o}$ |
| Diodes | $\mathrm{D}_{\text {in }}$ | $V_{D_{m}}$ | $\frac{1}{2-D} V_{o}$ | $\frac{1}{3-2 D} V_{o}$ |
|  | $\mathrm{D}_{0}$ | $V_{D_{\text {o }}}$ |  |  |
|  | $\mathrm{D}_{1}$ | $V_{D_{1}}$ |  |  |
|  | $\mathrm{D}_{2}$ | $V_{D_{2}}$ |  |  |
| Power switch | Q | $V_{Q}$ | $\frac{1}{2-D} V_{o}$ | $\frac{1}{3-2 D} V_{o}$ |
| Voltage gain |  |  | $\frac{2-D}{1-2 D}$ | $\frac{3-2 D}{1-2 D}$ |

A similar analysis of deriving the circuit relationships for both PAS-SCZSC and NAS-SCZSC can be made. The key circuit relationships of PAS-SCZSC and NASSCZSC, along with the ones for S-SCZSC, are included in Tables 2 and 3.

## 3. DESIGN CONSIDERATIONS FOR S-SCZSC

### 3.1. SEMICONDUCTOR DEVICES SELECTION

To operate within the safety operation area (SOA), the voltage and current ratings of the semiconductor devices should be higher than the calculated voltage stresses from (11)-(15) and current stresses from (35)-(39), respectively.

Table 3. Current stress of the components for the proposed converters.


### 3.2. INDUCTORS DESIGN

The rated currents of inductors $L_{1}$ and $L_{2}$ can be determined from (33). These inductances are selected such that the proposed S-SCZSC operates in CCM. Due to having many capacitors, the high step-up DC-DC converters have inherently slow dynamic response to the solar irradiance and load changes. Thus, it is advisable to design the inductances based on the current ripple rather than dynamic response because a large inductance does not make the dynamic response significantly slow. Considering switching
state I shown in Figure 4(a), if both inductors are selected to have equal size $\left(L_{1}=L_{2}=L\right)$, the ripple current expression for inductors $L_{1}$ and $L_{2}$ is obtained as:

$$
\begin{equation*}
\Delta i_{L_{1}}=\Delta i_{L_{1}}=\Delta i_{L}=\frac{D(1-D)}{(3-2 D) f_{s w} L} V_{o} \tag{40}
\end{equation*}
$$

To operate in CCM, the values of S-SCZSC inductances must be greater than the critical inductance of the circuit that is:

$$
\begin{equation*}
L_{c r i t}=\frac{D(1-D)(1-2 D) R}{2 f_{s w}} \tag{41}
\end{equation*}
$$

Relationship (42) can be used if a certain ripple for the inductors' currents is desired.

$$
\begin{equation*}
L=\frac{V_{L_{o n}} \Delta t}{\Delta i_{L}}=\frac{D(1-D) V_{i n}}{(1-2 D) f_{s w} \Delta i_{L}}=\frac{D(1-D) V_{o}}{(3-2 D) f_{s w} \Delta i_{L}} \tag{42}
\end{equation*}
$$

By having the maximum current ripple for the inductors, which is usually $20 \%$ ( $\Delta i_{L \max }=0.2 I_{L}$ ), the required inductances $L_{1}$ and $L_{2}$ can be determined from (43), which is higher than the critical inductance calculated from (41).

$$
\begin{equation*}
L \geq \frac{D(1-D) V_{o}}{(3-2 D) f_{s w} \Delta i_{L_{\max }}} \tag{43}
\end{equation*}
$$

If the values of inductances $L_{1}$ and $L_{2}$ become different, the only practical effect will be on their current ripples without violating KCL in any nodes of the circuit; in fact, the inductance with lower value will have a higher current ripple.

Although the proposed S-SCZSC can operate in discontinuous conduction mode (DCM) for small values of inductances $L_{1}$ and $L_{2}$, it is recommended not to use S-SCZSC in DCM; the reason is that in DCM, the voltage gain depends on the load and design parameters such as the inductances and switching frequency. Also, the components' ripple
currents are higher compared to the CCM, which leads to lower efficiency in comparison with CCM.

### 3.3. CAPACITORS DESIGN

The rated voltages of the capacitors can be determined from (8) and (9). By knowing the maximum ripple voltages of the capacitors, the capacitances are determined to be as (44)-(48).

$$
\begin{gather*}
C_{1} \geq \frac{D\left|I_{C_{1} o n}\right|}{f_{s w} \Delta V_{C_{1} \max }} \rightarrow C_{1} \geq \frac{I_{o}}{(1-2 D) f_{s w} \Delta V_{C_{1} \max }}  \tag{44}\\
C_{2} \geq \frac{D\left|I_{C_{2} o n}\right|}{f_{s w} \Delta V_{C_{2} \max }} \rightarrow C_{2} \geq \frac{I_{o}}{(1-2 D) f_{s w} \Delta V_{C_{2} \max }}  \tag{45}\\
C_{3} \geq \frac{D I_{C_{3} o n}}{f_{s w} \Delta V_{C_{3} \max }} \rightarrow C_{3} \geq \frac{I_{o}}{f_{s w} \Delta V_{C_{3} \max }}  \tag{46}\\
C_{4} \geq \frac{D I_{C_{4} o n}}{f_{s w} \Delta V_{C_{4} \max }} \rightarrow C_{4} \geq \frac{I_{o}}{f_{s w} \Delta V_{C_{4} \max }}  \tag{47}\\
C_{o} \geq \frac{D\left|I_{C_{o} o n}\right|}{f_{s w} \Delta V_{C_{o} \max }} \rightarrow C_{o} \geq \frac{D I_{o}}{f_{s w} \Delta V_{C_{o} \max }} \tag{48}
\end{gather*}
$$

As for input capacitor $C_{i n}$, it is selected such that the input filter's cut-off frequency is much lower than the switching frequency. In this paper, $C_{i n}$ and $L_{i n}$ are selected as $20 \mu \mathrm{~F}$ and $20 \mu \mathrm{H}$, respectively, resulting in the cut-off frequency of 8 kHz , which is much lower than the switching frequency of 100 kHz .

## 4. COMPARATIVE STUDY

In this section, the proposed converters are compared against other ZS-/qZS-based high step-up DC-DC converters. Table 4 summarizes the number of passive and active components, voltage gain, maximum duty cycle, and normalized voltage stresses across the semiconductor devices, including power switches and diodes. All the selected converters have only one power switch. The comparison between the proposed converters with other topologies based on the voltage gain versus duty cycle is shown in Figure 6. As obvious, the high step-up converters in [21], [28], [29], and [31] have higher voltage gains compared to the basic ZS and qZS converters presented in [18], [19], [20], and [23], but they suffer from the limited duty cycle ranges. That is, for converters in [21], [28], [29], and [31], the maximum duty cycle is limited to values such as $33.3 \%, 25 \%$, or $23.6 \%$, which are less than the maximum permissible duty cycle of $50 \%$ for $\mathrm{ZS}-/ \mathrm{qZS}$-based converters. However, the proposed converters-including PAS-SCZSC, NAS-SCZSC, and S-SCZSC-do not impose any limitation on the duty cycle ranges as their maximum duty cycle is $50 \%$. From the voltage gain point of view, it is fair to compare the proposed converters with existing topologies that can operate with wide ranges of duty cycles up to $50 \%$. As can be seen in Figure 6, among the converters with maximum duty cycle of 50 \%, only the converter in [30] has a slightly higher voltage gain than proposed S-SCZSC but only for the duty cycle ranging from $33.3 \%$ to $50 \%$, and the voltage gain of the converter in [27] is equal to that of the proposed S-SCZSC; however, converter in [27] does not draw a smooth DC current from input source that is critical in the PV applications for increasing the lifetime of PV panels and accurate implementation of the MPPT

Table 4. Comparison of proposed converters with other existing ZS/qZS step-up DC-DC converters.

| Converter | Voltage gain | No. of inductors | No. of capacitors | No. of diodes | No. of switches | Maximum normalized voltage stress on diodes | Normalized voltage stress on power switch | Maximum duty cycle |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Z-source converter in [18] | $\frac{1}{1-2 D}$ | 2 | 3 | 2 | 1 | 1 | 1 | 50 \% |
| Z-source converter in [19] | $\frac{1-D}{1-2 D}$ | 3 | 3 | 1 | 1 | $\frac{1}{1-D}$ | $(1+D)$ | 50 \% |
| Z-source converter in [20] | $\frac{1}{1-2 D}$ | 2 | 3 | 2 | 1 | 1 | 1 | 50 \% |
| Converter in [21] | $\frac{1+D}{1-3 D}$ | 4 | 3 | 8 | 1 | 1 | 1 | 33.3 \% |
| Converter in [22] | $\frac{2-2 D}{1-2 D}$ | 2 | 3 | 2 | 1 | D | D | 50 \% |
| Quasi-Z-source converter in [23] | $\frac{1}{1-2 D}$ | 2 | 3 | 2 | 1 | 1 | 1 | 50 \% |
| Converter in [25] | $\frac{2-2 D}{1-2 D}$ | 2 | 4 | 3 | 1 | $\frac{1}{2-2 D}$ | $\frac{1}{2-2 D}$ | 50 \% |
| Converter in [26] | $\frac{2}{1-2 D}$ | 2 | 5 | 4 | 1 | 0.5 | 0.5 | 50 \% |
| Converter in [27] | $\frac{3-2 D}{1-2 D}$ | 2 | 6 | 5 | 1 | $\frac{1}{3-2 D}$ | $\frac{1}{3-2 D}$ | 50 \% |
| Hybrid two-quasi <br> Z-source converter in [28] | $\frac{1}{1-3 D}$ | 3 | 5 | 3 | 1 | 1 | 1 | 33.3 \% |
| Hybrid three quasi-Z-source converter in [28] | $\frac{1}{1-4 D}$ | 4 | 7 | 4 | 1 | 1 | 1 | 25 \% |
| Hybrid Z-source/quasi-Z source converter in [28] | $\frac{1}{1-4 D}$ | 4 | 7 | 4 | 1 | 1 | 1 | 25 \% |
| Converter in [29] | $\frac{2-2 D}{1-3 D}$ | 4 | 4 | 3 | 1 | $\frac{1}{1-D}$ | 1 | 33.3 \% |
| Converter in [30] | $\frac{2+D}{1-2 D}$ | 3 | 7 | 5 | 1 | $\frac{1}{2+D}$ | $\frac{1}{2+D}$ | 50 \% |
| Converter in [31] | $\frac{2+2 D}{1-4 D-D^{2}}$ | 4 | 4 | 7 | 1 | 1 | 1 | 23.6 \% |
| Proposed PASSCZSC and NASSCZSC | $\frac{2-D}{1-2 D}$ | 3 | 5 | 3 | 1 | $\frac{1}{2-D}$ | $\frac{1}{2-D}$ | 50 \% |
| Proposed SSCZSC | $\frac{3-2 D}{1-2 D}$ | 3 | 6 | 4 | 1 | $\frac{1}{3-2 D}$ | $\frac{1}{3-2 D}$ | 50 \% |

algorithm, and the converter in [30] has more components than the proposed S-SCZSC.
Therefore, without having many components, the S-SCZSC has the highest voltage gain without suffering from the duty cycle limitation. According to Table 4, the normalized


Figure 6. Comparison of the voltage gain versus the duty cycle.


Figure 7. Comparison of the normalized voltage stress of the power switch and maximum normalized voltage stress of diodes versus the duty cycle.
voltage stress of power switch (i.e., $V_{Q} / V_{o}$ ) is 1 for the converters in [18], [20], [21], [23], [28], [29], and [31]; that is, the voltage stress on the power switch equals the output voltage. The normalized voltage stress of the converter in [19] is greater than 1 , which means the voltage stress of the switch is higher than the output voltage. The maximum normalized voltage stress on diodes (i.e, $V_{D, \max } / V_{o}$ ) is greater than 1 for the converters in [19] and [29] and equal to 1 for topologies in [18], [20], [21], [23], [28], and [31]. For the proposed converters and others in [22], [25], [26], [27], and [30], the normalized voltage stress of the switch and maximum normalized voltage stress of the diodes are equal to each other (i.e., $V_{Q} / V_{o}=V_{D, \max } / V_{o}$ ), which is illustrated in Figure 7. As observed, the normalized
voltage stresses of the switch and diodes are less than 0.67 for proposed PAS-SCZSC and NAS-SCZSC and less than 0.5 for proposed S-SCZSC, considering the entire operating duty cycle range. Thereby, lower voltage stresses on the switch and diodes are realized for the proposed converters. As a result, among all converters, $\mathrm{S}-\mathrm{SCZSC}$ is the best candidate for high step-up PV applications due to the following reasons: it offers lower voltage stresses on the power switch and diodes, which is less than the half the output voltage; it draws a smooth DC current from the input source; it has a higher voltage gain; it does not impose a limitation on the duty cycle range; and it does not need many components. Furthermore, like the hybrid ZS/qZS converter in [28] and those in [18], [19], [21], and [30], the proposed converters do not share the common ground between the input and output terminals. The only problem for these converters with non-common ground nature is that the leakage current may flow into the grid if a transformer-less grid connected PV system is considered. However, in such a case, the leakage current is usually suppressed by modifying the modulation strategy of the inverter that is placed between the DC-DC converter and grid, or by using a common-mode filter at the output side of the PV system.

## 5. ANALYTICAL LOSS ANALYSIS OF THE PROPOSED S-SCZSC

The power loss of the S-SCZSC includes the losses of switch $Q$, diodes $D_{i n}, D_{1}, D_{2}$, and $D_{o}$, capacitors $C_{i n}, C_{1}, C_{2}, C_{3}, C_{4}$, and $C_{o}$, and inductors $L_{i n}, L_{1}$, and $L_{2}$. Having the parasitic elements of the components that are listed in Table 5, the losses of the components are computed as follows:

The loss of power switch $Q$ includes the conduction loss and switching loss, which is calculated from:

$$
\begin{equation*}
P_{Q}=P_{Q, c o n d}+P_{Q, s w}=I_{Q, r m s}^{2} R_{D S(o n)}+V_{Q}^{2} C_{o s s} f_{s w} \tag{49}
\end{equation*}
$$

The root-mean-square (rms) and average (avg) currents and voltage stress of the switch are as (50).

$$
\begin{align*}
& I_{Q, a v g}=\frac{2}{1-2 D} I_{o} \\
& I_{Q, r m s}=\frac{2}{\sqrt{D}(1-2 D)} I_{o}  \tag{50}\\
& V_{Q}=\frac{1}{1-2 D} V_{i n}
\end{align*}
$$

Substituting (50) in (49), the loss of the switch is written as:

$$
\left\{\begin{align*}
P_{Q} & =\frac{4}{D(1-2 D)^{2}} I_{o}^{2} R_{D S(o n)}  \tag{51}\\
& +\frac{2}{(1-2 D)^{3}} V_{i n}^{2} C_{o s s} f_{s w}
\end{align*}\right.
$$

The loss of the diodes is as:

$$
\left\{\begin{align*}
P_{D} & =P_{D_{i n}}+P_{D_{2}}+P_{D_{2}}+P_{D_{o}}  \tag{52}\\
\quad= & V_{D, F 0}\left(I_{D_{i n}, a v g}+I_{D_{1}, \text { avg }}+I_{D_{2}, \text { avg }}+I_{D_{o}, a v g}\right) \\
& +R_{D}\left(I_{D_{i n}, r m s}^{2}+I_{D_{1}, r m s}^{2}+I_{D_{2}, r m s}^{2}+I_{D_{o}, r m s}^{2}\right)
\end{align*}\right.
$$

The rms and avg currents of the diodes are as:

$$
\begin{align*}
& I_{D_{i n}, a v g}=\frac{3-2 D}{1-2 D} I_{o} \\
& I_{D_{i n}, r m s}=\frac{3-2 D}{\sqrt{1-D}(1-2 D)} I_{o} \\
& I_{D_{1}, \text { avg }}=I_{D_{2}, \text { avg }}=I_{D_{o}, \text { avg }}=I_{o}  \tag{53}\\
& I_{D_{1}, r m s}=I_{D_{2}, r m s}=\frac{1}{\sqrt{D}} I_{o} \\
& I_{D_{o}, r m s}=\frac{1}{\sqrt{1-D}} I_{o}
\end{align*}
$$

Substituting (53) in (52), the loss of the diodes is written as:

$$
\left\{\begin{align*}
P_{D} & =V_{D, F 0} I_{o}\left(\frac{6-8 D}{1-2 D}\right)  \tag{54}\\
& +R_{D} I_{o}^{2}\left(\frac{10-16 D+8 D^{2}}{D(1-D)(1-2 D)^{2}}\right)
\end{align*}\right.
$$

The loss of the capacitors is calculated by:

$$
\begin{align*}
& P_{C}=P_{C_{i n}}+P_{C_{1}}+P_{C_{2}}+P_{C_{3}}+P_{C_{4}}+P_{C_{o}} \\
& P_{C_{i n}}=I_{C_{i n}, r m s}^{2} \times E S R_{C_{i n}} \\
& P_{C_{1}}=I_{C_{1}, r m s}^{2} \times E S R_{C_{1}} \\
& P_{C_{2}}=I_{C_{2}, r m s}^{2} \times E S R_{C_{2}}  \tag{55}\\
& P_{C_{3}}=I_{C_{3}, r m s}^{2} \times E S R_{C_{3}} \\
& P_{C_{4}}=I_{C_{4}, r m s}^{2} \times E S R_{C_{4}} \\
& P_{C_{o}}=I_{C_{o}, r m s}^{2} \times E S R_{C_{o}}
\end{align*}
$$

The rms currents of the capacitors are as:

$$
\begin{align*}
& I_{C_{i n}, r m s}=\frac{(3-2 D) \sqrt{D}}{(1-2 D) \sqrt{1-D}} I_{o} \\
& I_{C_{1}, r m s}=I_{C_{2}, r m s}=\frac{1}{(1-2 D) \sqrt{D(1-D)}} I_{o}  \tag{56}\\
& I_{C_{3}, r m s}=I_{C_{4}, r m s}=\frac{1}{\sqrt{D(1-D)}} I_{o} \\
& I_{C_{o}, r m s}=\sqrt{\frac{D}{1-D}} I_{o}
\end{align*}
$$

The conduction loss of the inductors obtained by:

$$
\begin{align*}
& P_{L}=P_{L_{i n}}+P_{L_{1}}+P_{L_{2}} \\
& P_{L_{i n}}=I_{L_{i n}}^{2} \times D C R_{L_{i n}} \\
& P_{L_{1}}=I_{L_{1}}^{2} \times D C R_{L_{1}}  \tag{57}\\
& P_{L_{2}}=I_{L_{2}}^{2} \times D C R_{L_{2}}
\end{align*}
$$

By neglecting the small current ripples, the rms currents of inductors are:

$$
\begin{align*}
& I_{L_{n}^{m},}, m s  \tag{58}\\
& =\frac{3-2 D}{1-2 D} I_{o} \\
& I_{L_{1}, r m s}=I_{L_{2}, r m s}=\frac{2}{1-2 D} I_{o}
\end{align*}
$$

The total loss of the proposed S-SCZS converter is given by:

$$
\begin{equation*}
P_{\text {Loss }}=P_{Q}+P_{D}+P_{C}+P_{L} \tag{59}
\end{equation*}
$$

The analytical efficiency of the converter is calculated by:

$$
\begin{equation*}
\eta=\frac{P_{\text {out }}}{P_{\text {out }}+P_{\text {Loss }}} \tag{60}
\end{equation*}
$$



Figure 8. A view of the experimental prototype.

Table 5. Experimental components and parameters.

| Components and Parameters | Values |
| :---: | :---: |
| Rated power $P$ | 400 W |
| Switching frequency $f_{s w}$ | 100 kHz |
| Inductors $L_{1}, L_{2}$ | $270 \mu \mathrm{H}$ |
| Input inductor $\mathrm{L}_{i n}$ | $D C R_{L 1}=D C R_{L 1}=30 \mathrm{~m} \Omega$ |
| Capacitors $C_{1}, C_{2}$ | $20 \mu \mathrm{H}$ |
|  | $D C R_{L i n}=10 \mathrm{~m} \Omega$ |
| Capacitors $C_{3}, C_{4}, C_{o}$ | B 32776 G 4506 K 000 |
|  | $50 \mu \mathrm{~F}$ |
|  | $E S R_{C 1}=E S R_{C 1}=4 \mathrm{~m} \Omega$ |
| Input capacitor $\mathrm{C}_{i n}$ | C 4 AQJBW 5300 P 3 LJ |
|  | $30 \mu \mathrm{~F}$ |
|  | $E S R_{C 3}=E S R_{C 4}=E S R_{C o}=3.5 \mathrm{~m} \Omega$ |
| B 32678 G 4206 K 000 |  |
| $20 \mu \mathrm{~F}$ |  |
| Diodes $D_{\text {in }}, D_{1}, D_{2}, D_{\mathrm{o}}$ | $E S R_{C i n}=3.3 \mathrm{~m} \Omega$ |
| Power switch $Q$ | $\mathrm{DSEC} 60-03 \mathrm{~A}$ |
|  | $R_{D}=15 \mathrm{~m} \Omega, V_{D, F 0}=0.45 \mathrm{~V}$ |
|  | IPW 65 R 019 C 7 |
|  | $R_{D S(\mathrm{on})}=19 \mathrm{~m} \Omega, C_{o s s}=160 \mathrm{pF}$ |

## 6. EXPERIMENTAL RESULTS

To validate the theoretical analyses and feasibility of the proposed S-SCZSC, a 400 W prototype operating at 100 kHz was implemented, as shown in Figure 8. To design the capacitors and the inductors, the maximum voltage ripple of the capacitors and maximum
current ripple of the inductors are assumed to be $1 \%$ and $20 \%$, respectively. The parameters and components used in the prototype are listed in Table 5. Inductors $L_{1}$ and $L_{2}$ are implemented with ETD54/28/19-3C90-A250 FerroxCube cores. The TMS320F28335 microcontroller is employed to generate the gate pulse for power switch $Q$. The current and differential voltage probes are used to measure the currents and voltages, respectively. The input DC voltage is provided with N5766A Agilent DC programmable power supply. Load resistance $R$ is $400 \Omega$. The experimental results are presented for two different test points with input voltages of 28 V and 33 V , keeping output voltage ideally constant at 400 V .

Figure 9 shows the experimental results for $V_{i n}=28 \mathrm{~V}$. According to (9), to achieve an ideal output voltage of 400 V , the microcontroller should provide a gate pulse with a duty cycle of $42.5 \%$, which gives rise to ideal voltage gain $M$ of 14.3 . From (33), the calculated average current is 13.3 A for inductors $L_{1}$ and $L_{2}$, and the average input current is calculated as 14.3 A from (34); these values agree with the experimental results shown in Figure 9 (a). Additionally, the input current is smooth, which is very suitable for PV applications. Figure 9 (b) depicts the voltage stress across switch $Q$ along with the output voltage, which almost match the theoretically calculated values of 187 V and 400 V , respectively. Therefore, the proposed converter achieves a high-voltage gain with low voltage stress on the power switch. The voltages of capacitors $C_{1}, C_{2}, C_{3}$, and $C_{4}$ are depicted in Figure 9 (c); it is obvious that the capacitors' voltage ripples are small, which validates the correctness of the capacitors' design. Also, the voltages are close to the ideally calculated value of 107 V from (8). Figure 9 (d) shows the voltages of diodes $D_{i n}, D_{1}, D_{2}$, and $D_{o}$, which are close to the calculated value of 187 V from (11)-(14).


Figure 9. Experimental results of the proposed S-SCZSC for $V_{\mathrm{in}}=28 \mathrm{~V}, D=42.5 \%$, and $M=14.30$ : (a) currents of inductors $L_{1}(\mathrm{CH} 1)$ and $L_{2}(\mathrm{CH} 2)$ and input current $(\mathrm{CH} 3)$;
(b) voltage across switch $Q(\mathrm{CH} 1)$ and output voltage $(\mathrm{CH} 2)$; (c) voltages of capacitors $C_{1}(\mathrm{CH} 1), C_{2}(\mathrm{CH} 2), C_{3}(\mathrm{CH} 3)$, and $C_{4}(\mathrm{CH} 4)$; (d) voltages of diodes $D_{\text {in }}$ $(\mathrm{CH} 1), D_{1}(\mathrm{CH} 2), D_{2}(\mathrm{CH} 3)$, and $D_{o}(\mathrm{CH} 4)$.

The experimental results for another test point with the input voltage of 33 V are illustrated in Figure 10. To keep the output voltage theoretically constant at 400 V , the duty cycle of switch $Q$ is changed to $41 \%$, which results in voltage gain $M$ of 12.12 . Consequently, the calculated values of the parameters are as: $I_{i n}=12.12 \mathrm{~A}, I_{L 1}=I_{L 2}=11.11 \mathrm{~A}$, $V_{C 1}=V_{C 2}=V_{C 3}=V_{C 4}=108.17 \mathrm{~V}$, and $V_{Q}=V_{D i n}=V_{D 1}=V_{D 2}=V_{D 0}=183.33 \mathrm{~V}$, all of which are in good agreement with the measured values shown in Figures 10 (a)-(d). Although there is little difference between experimentally measured and theoretically calculated values for all parameters, theoretical predictions are reasonably confirmed by experimental results. That is, the performance of the S-SCZSC is validated through the experimental results.


Figure 10. Experimental results of the proposed S-SCZSC for $V_{\mathrm{in}}=33 \mathrm{~V}, D=41 \%$, and $M=12.12$ : (a) currents of inductors $L_{1}(\mathrm{CH} 1)$ and $L_{2}(\mathrm{CH} 2)$ and input current ( CH 3 );
(b) voltage across switch $Q(\mathrm{CH} 1)$ and output voltage $(\mathrm{CH} 2)$; (c) voltages of capacitors $C_{1}(\mathrm{CH} 1), C_{2}(\mathrm{CH} 2), C_{3}(\mathrm{CH} 3)$, and $C_{4}(\mathrm{CH} 4)$; (d) voltages of diodes $D_{\text {in }}$ $(\mathrm{CH} 1), D_{1}(\mathrm{CH} 2), D_{2}(\mathrm{CH} 3)$, and $D_{o}(\mathrm{CH} 4)$.


Figure 11. The dynamic response of the output voltage for a $50 \%$ step change in the load from 400 W to 200 W and vice versa for $\mathrm{V}_{\mathrm{in}}=33 \mathrm{~V}$ and $\mathrm{D}=0.41$.

Figure 11 illustrates the dynamic response of the output voltage for a $50 \%$ step change in the load from 400 W to 200 W and vice versa for $V_{i n}=33 \mathrm{~V}$ and $D=0.41$. Also,


Figure 12. Output voltage regulation plot over the load power for Vin=33 V and $\mathrm{D}=0.41$.
the output voltage regulation plot over the load is shown in Figure 12. Although the output voltage is not kept constant at 400 V for different output load powers, the dynamic response and output voltage regulation plot demonstrate the inherent stability of the proposed SSCZSC because the deviation from 400 V is always small and less than $5 \%$; this voltage error can be compensated if any simple closed-loop controller is employed to control the duty cycle of switch $Q$.

Figure 13 shows the experimentally measured efficiency of the proposed S-SCZSC versus the load power with two different input voltages of 28 V and 33 V for the the output voltage of 400 V . As observed, the efficiency decreases as the input voltage decreases. That is, the higher the voltage gain, the lower the efficiency. Also, as output power increases, efficiency decreases. The efficiency for the input voltage of 33 V and full-load power of 400 W is approximately $91.25 \%$. The efficiency and key parameters of the proposed S-SCZSC is compared to other exiting ZS/qZS DC-DC converters in Table 6. As seen, only the converters in [26] and [28] have higher full-load efficiencies than proposed S-SCZS converter; however, their frequencies and voltage gains are lower than proposed S-SCZSC. Using (49)-(59), the analytical loss breakdowns among the components of


Figure 13. The experimental efficiency curve of the proposed S-SCZSC for the different input voltages of 28 V and 33 V .

(a)

(b)

Figure 14. The analytical loss breakdown of proposed S-SCZSC at full load for different input voltages: a) $V_{\mathrm{in}}=28 \mathrm{~V}$; b) $V_{\mathrm{in}}=33 \mathrm{~V}$.
proposed S-SCZSC for two input voltages of 28 V and 33 V at full load are obtained, shown in Figure 14. As seen, the dominant power losses occur in the diodes and switch.

Table 6. Full-load efficiency comparison of proposed S-SCZS converter with other existing ZS/qZS step-up DC-DC converters.

| Converter | $V_{\text {in }}(\mathrm{V})$ | $V_{o}(\mathrm{~V})$ | $M$ | $\mathrm{f}_{\mathrm{sw}}(\mathrm{kHz})$ | Rated power (W) | Full-load efficiency (\%) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Converter in [19] | 12 | 20 | 1.67 | 40 | 8 | 87 |
| Converter in [22] | 10 | 60 | 6 | 30 | 36 | 85 |
| Converter in [26] | 150 | 400 | 2.67 | 20 | 400 | 95.13 |
| Converter in [27] | 60 | 250 | 4.17 | 100 | 130 | 87 |
| Hybrid two-quasi-Z-source <br> converter in [28] | 40 | 400 | 10 | 30 | 100 | 94 |
| Hybrid three-quasi-Z-source <br> converter in [28] | 40 | 400 | 10 | 30 | 100 | 93 |
| Converter in [30] | 24 | 144 | 6 | 40 | 150 | 90.1 |
| Converter in [31] | 10 | 100 | 10 | 30 | 100 | 91 |
| Proposed S-SCZSC | 33 | 400 | 12.11 | 100 | 400 | 91.25 |



Figure 15. The schematic of the simulated PV system.

Table 7. Specifications of PV panel FSM400M-72-6.

| Parameter | Value |
| :---: | :---: |
| Peak Power $\left(\mathrm{P}_{\mathrm{max}}\right)$ | 400 W |
| Number of cells | 72 pieces $(6 * 12)$ |
| Maximum operating voltage $\left(\mathrm{V}_{\mathrm{MPP}}\right)$ | 41.7 V |
| Maximum operating current $\left(\mathrm{I}_{\mathrm{MPP}}\right)$ | 9.6 A |
| Open circuit voltage $\left(\mathrm{V}_{\mathrm{oc}}\right)$ | 49.8 V |
| Short circuit current $\left(\mathrm{I}_{\mathrm{sc}}\right)$ | 10.36 A |

## 7. MPPT EVALUATION

In this section, the feasibility of the MPPT operation of the proposed S-SCZS converter in the PV application is verified through the simulation results in MATLAB. In the PV applications, the output voltage of the high step-up DC-DC converter is tightly regulated by the control block of a converter that is placed between the DC bus and grid (or load). Alternatively, the output side of the high step-up DC-DC converter is connected to a battery whose voltage is almost constant with low fluctuations. Thus, the output voltage of the high step-up DC-DC converter is relatively constant. Accordingly, the high step-up DC-DC converter is not in the charge of regulating its output voltage; it is only responsible to extract the maximum power of the solar panel. The simulated PV system is shown in Figure 15, in which the proposed high step-up DC-DC converter is used for extracting the maximum power of a PV panel, whose model is FSM400M-72-6 with the specifications given in Table 7. In the simulated PV system, a battery is used to represent a high-voltage DC bus with the voltage level of 400 V , and the perturbation and observation (P\&O) method [32] is used to perform the MPPT function through sensing the current and voltage of the PV panel. The MPPT performance is evaluated under different levels of the solar irradiance, showing in Figure 16, in the PV panel surface temperature of $25^{\circ} \mathrm{C}$. Initially, the irradiance level is $1000 \mathrm{~W} / \mathrm{m}^{2}$ then decreases to $800 \mathrm{~W} / \mathrm{m}^{2}$ at $t=0.5 \mathrm{sec}$, and at $t=1 \mathrm{sec}$, the irradiance level drops to $400 \mathrm{~W} / \mathrm{m}^{2}$; finally, the irradiance level increases to $1000 \mathrm{~W} / \mathrm{m}^{2}$ at $t=1.5 \mathrm{sec}$. The I-V and P-V curves of the PV panel at the different irradiance levels are illustrated in Figure 17. Figure 18 depicts the results of the MPPT implementation for the different levels of the irradiance. As obvious, for all irradiance


Figure 16. The varying irradiance of the solar panel.


Figure 17. The I-V and P-V curves of the PV panel at different irradiance levels.


Figure 18. The simulation results of the MPPT implementation under different solar irradiance levels.
levels, the power and its corresponding voltage and current are very close to the maximum power points of the I-V and P-V curves of the PV panel. At startup, the MPPT time of the system is about 95 ms for the power change from 0 to 400 W . Accordingly, using the proposed S-SCZS converter, the MPPT algorithm offers proper performance; that is, the maximum power point of the PV panel is easily tracked at any solar irradiance level.

## 8. CONCLUSION

In this article, three ZS-based DC-DC converters-named PAS-SCZSC, NASSCZSC, and S-SCZSC—were proposed. Integrating the ZS network with SC cells resulted in new types of ZS networks, which were the main parts of the proposed converters. The proposed topologies offer advantages of simple configuration, a low number of components, a smooth input current, a high step-up voltage gain, low voltage stresses on the semiconductor devices, and full operating duty cycle range for ZS-based converters that is from 0 to $50 \%$. Thanks to these features, the proposed converters are suitable interfaces between a low-voltage solar PV panel and a high-voltage DC bus in the PV applications. This paper discussed the operating principles of the proposed S-SCZSC in detail, and then provided the voltage and current stresses of all components for all three proposed converters. In addition, the proposed converters were compared with other existing ZS-/qZS-based high step-up DC-DC converters in terms of voltage conversion ratio, voltage stresses on the diodes and power switch, duty cycle range, and the number of the components. Furthermore, the analytical results and the performance of the proposed S-SCZSC were verified through experimental results of a $400 \mathrm{~W}-400 \mathrm{~V}$ prototype. In
addition, the feasibility of the MPPT function was verified through the simulation results for the proposed S-SCZSC.

## REFERENCES

[1] V. V. R. Scarpa, S. Buso, and G. Spiazzi, "Low-Complexity MPPT Technique Exploiting the PV Module MPP Locus Characterization," IEEE Transactions on Industrial Electronics, vol. 56, pp. 1531-1538, 2009.
[2] T. Shimizu, O. Hashimoto, and G. Kimura, "A Novel High-Prformance UtilityInteractive Photovoltaic Inverter System," IEEE Transactions on Power Electronics, vol. 18, pp. 704-711, 2003.
[3] K. M. Smith and K. M. Smedley, "Properties and synthesis of passive lossless softswitching PWM converters," IEEE Transactions on Power Electronics, vol. 14, pp. 890-899, 1999.
[4] R. Rahimi, S. Habibi, P. Shamsi and M. Ferdowsi, "A High Step-Up Z-Source DCDC Converter for Integration of Photovoltaic Panels into DC Microgrid," 2021 IEEE Applied Power Electronics Conference and Exposition (APEC), pp. 1416-1420, 2021.
[5] N. P. Papanikolaou and E. C. Tatakis, "Active Voltage Clamp in Flyback Converters Operating in CCM Mode under Wide Load Variation," IEEE Transactions on Industrial Electronics, vol. 51, pp. 632-640, 2004.
[6] A. Alzahrani, M. Ferdowsi and P. Shamsi, "A Family of Scalable Non-Isolated Interleaved DC-DC Boost Converters With Voltage Multiplier Cells," in IEEE Access, vol. 7, pp. 11707-11721, 2019.
[7] B. P. Baddipadiga and M. Ferdowsi, "A High-Voltage-Gain DC-DC Converter Based on Modified Dickson Charge Pump Voltage Multiplier," IEEE Transactions on Power Electronics, vol. 32, pp. 7707-7715, 2017.
[8] A. Alzahrani, M. Ferdowsi, and P. Shamsi, "High-Voltage-Gain DC-DC Step-Up Converter With Bifold Dickson Voltage Multiplier Cells," IEEE Transactions on Power Electronics, vol. 34, pp. 9732-9742, 2019.
[9] V. A. K. Prabhala, P. Fajri, V. S. P. Gouribhatla, B. P. Baddipadiga, and M. Ferdowsi, "A DC-DC Converter With High Voltage Gain and Two Input Boost Stages," IEEE Transactions on Power Electronics, vol. 31, pp. 4206-4215, 2016.
[10] L. Yang, T. Liang, and J. Chen, "Transformerless DC-DC Converters With High Step-Up Voltage Gain," IEEE Transactions on Industrial Electronics, vol. 56, pp. 3144-3152, 2009.
[11] Y. Gu, Y. Chen, B. Zhang, D. Qiu, and F. Xie, "High Step-Up DC-DC Converter With Active Switched LC-Network for Photovoltaic Systems," IEEE Transactions on Energy Conversion, vol. 34, pp. 321-329, 2019.
[12] M. A. Salvador, T. B. Lazzarin, and R. F. Coelho, "High Step-Up DC-DC Converter With Active Switched-Inductor and Passive Switched-Capacitor Networks," IEEE Transactions on Industrial Electronics, vol. 65, pp. 5644-5654, 2018.
[13] S. Hasanpour, Y. Siwakoti, A. Mostaan, and F. Blaabjerg, "New Semi-Quadratic High Step-Up DC/DC Converter for Renewable Energy Applications," IEEE Transactions on Power Electronics, pp. 1-1, 2020.
[14] J. B. Ejea-MartÍ, A. Ferreres, E. Sanchis-Kilders, E. Maset, J. JordÁn, and V. Esteve, "Study of the Audio Susceptibility in Parallel Power Processing With a High-Power Topology," IEEE Transactions on Power Electronics, vol. 24, pp. 2323-2337, 2009.
[15] P. Fang Zheng, "Z-source inverter," IEEE Transactions on Industry Applications, vol. 39, pp. 504-510, 2003.
[16] F. Z. Peng, "Z-Source Inverter," in Conference Record of the 2002 IEEE Industry Applications Conference. 37th IAS Annual Meeting (Cat. No.02CH37344), pp. 775781 vol. 2, 2002.
[17] J. Anderson and F. Z. Peng, "A Class of Quasi-Z-Source Inverters," in 2008 IEEE Industry Applications Society Annual Meeting, 2008, pp. 1-7.
[18] J. Zhang and J. Ge, "Analysis of Z-Source DC-DC Converter in Discontinuous Current Mode," in 2010 Asia-Pacific Power and Energy Engineering Conference, pp. 1-4, 2010.
[19] V. P. Galigekere and M. K. Kazimierczuk, "Analysis of PWM Z-Source DC-DC Converter in CCM for Steady State," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 59, pp. 854-863, 2012.
[20] Y. Liqiang, Q. Dongyuan, Z. Bo, Z. Guidong, and X. Wenxun, "A Modified Z-Source DC-DC Converter," in 2014 16th European Conference on Power Electronics and Applications, pp. 1-9, 2014.
[21] M. Zhu, K. Yu, and F. L. Luo, "Switched Inductor Z-Source Inverter," IEEE Transactions on Power Electronics, vol. 25, pp. 2150-2158, 2010.
[22] H. Shen, B. Zhang, D. Qiu, and L. Zhou, "A Common Grounded Z-Source DC-DC Converter with High Voltage Gain," IEEE Transactions on Industrial Electronics, vol. 63, pp. 2925-2935, 2016.
[23] J. Anderson and F. Z. Peng, "Four Quasi-Z-Source Inverters," in 2008 IEEE Power Electronics Specialists Conference, pp. 2743-2749, 2008.
[24] D. Cao and F. Z. Peng, "A Family of Z-source and Quasi-Z-source DC-DC Converters," in 2009 Twenty-Fourth Annual IEEE Applied Power Electronics Conference and Exposition, pp. 1097-1101, 2009.
[25] M. Veerachary and P. Kumar, "Analysis and Design of Sixth Order Quasi-Z-Source DC-DC Boost Converter," in 2019 IEEE International Conference on Sustainable Energy Technologies and Systems (ICSETS), pp. 347-352, 2019.
[26] Y. Zhang, C. Fu, M. Sumner, and P. Wang, "A Wide Input-Voltage Range Quasi-ZSource Boost DC-DC Converter With High-Voltage Gain for Fuel Cell Vehicles," IEEE Transactions on Industrial Electronics, vol. 65, pp. 5201-5212, 2018.
[27] P. Kumar and M. Veerachary, "Z-Network Plus Switched-Capacitor Boost DC-DC Converter," in IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 9, no. 1, pp. 791-803, Feb. 2021.
[28] H. Shen, B. Zhang, and D. Qiu, "Hybrid Z-Source Boost DC-DC Converters," IEEE Transactions on Industrial Electronics, vol. 64, pp. 310-319, 2017.
[29] T. Takiguchi and H. Koizumi, "Quasi-Z-Source DC-DC Converter with Voltage-Lift Technique," in IECON 2013 - 39th Annual Conference of the IEEE Industrial Electronics Society, 2013, pp. 1191-1196.
[30] M. M. Haji-Esmaeili, E. Babaei, and M. Sabahi, "High Step-Up Quasi-Z Source DCDC Converter," IEEE Transactions on Power Electronics, vol. 33, pp. 10563-10571, 2018.
[31] Y. Wang, Q. Bian, X. Hu, Y. Guan, and D. Xu, "A High-Performance ImpedanceSource Converter With Switched Inductor," IEEE Transactions on Power Electronics, vol. 34, pp. 3384-3396, 2019.
[32] M. A. G. de Brito, L. Galotto, L. P. Sampaio, G. d. A. e Melo and C. A. Canesin, "Evaluation of the Main MPPT Techniques for Photovoltaic Applications," in IEEE Transactions on Industrial Electronics, vol. 60, no. 3, pp. 1156-1167, 2013.

# IV. AN INTERLEAVED HIGH STEP-UP DC-DC CONVERTER BASED ON INTEGRATION OF COUPLED INDUCTOR AND BUILT-IN-TRANSFORMER WITH SWITCHED-CAPACITOR CELLS FOR RENEWABLE ENERGY APPLICATIONS 

Ramin Rahimi, (Graduate Student Member, IEEE), Saeed Habibi, (Graduate Student Member, IEEE), Mehdi Ferdowsi, (Member, IEEE), Pourya Shamsi, (Senior Member, IEEE)<br>Department of Electrical and Computer Engineering, Missouri University of Science and Technology, Rolla, MO 65409 USA<br>Corresponding author: Ramin Rahimi (e-mail: r.rahimi@mst.edu).


#### Abstract

This paper proposes an interleaved high step-up DC-DC converter with the coupled inductor (CI) and built-in transformer (BIT) for renewable energy applications. Two double-winding (2W) CIs and one triple-winding (3W) BIT are integrated with the switched-capacitor (SC) voltage multiplier cells (VMCs) to achieve high-voltage gains without extreme duty cycles. The CIs and BIT turns-ratios provide two other degrees of freedom-in addition to the duty cycle-to adjust the voltage gain that leads to increased design flexibility. The diodes turn off naturally under the zero-current switching (ZCS) conditions because their current falling rates are controlled by the leakage inductances of the CIs and BIT; therefore, the diodes' reverse-recovery problems are alleviated. Moreover, employing passive diode-capacitor clamp circuits, the voltage stresses of the switches are limited to a low value far less than the output voltage. Additionally, the leakage inductances energies are recycled and transferred to the output to further extend the voltage gain. Furthermore, due to the interleaved structure, the input current ripple and


current stresses of the components are reduced. The proposed converter is analyzed in detail and then compared with similar converters that employed two 2 W CIs and one 3 W BIT along with passive clamp circuits for the MOSFETs. Finally, to verify the feasibility of the proposed converter, the experimental results of a 200 W prototype with output voltage of 400 V and voltage gain of 25 are presented.

Keywords: DC-DC converter, high step-up, high-voltage gain, coupled inductor, built-in transformer, switched-capacitor (SC), voltage multiplier cell (VMS), photovoltaic, fuel cell, renewable.

## 1. INTRODUCTION

Renewable energy sources, such as photovoltaic (PV) and fuel cells have received much attention in recent years [1, 2]. A hybrid renewable energy-based system is shown in Figure 1, where the PV and fuel cells are used as renewable energy sources; the voltage of these renewable energy sources is less than 50 V , which is relatively low compared to that of the DC link's voltage (e.g., 300-400 V) [3]. Thus, a high step-up DC-DC converter is required as an interface between the renewable energy sources and DC link, as depicted in Figure 1.

The traditional boost DC-DC converter can provide a high-voltage gain under extremely large duty cycles; however, it suffers from high voltage and current stresses in the semiconductor devices, reverse-recovery problem in the output, diode, large ripple on the input current and the output voltage and high power losses [4, 5]. To eliminate these effects, voltage-boosting (VB) techniques were presented to extend the voltage gain of the


Figure 1. A hybrid renewable energy-based system with PV and fuel cells.
conventional boost converter without an extremely high duty cycle. The VB techniques are based on switch-capacitor (SC) voltage multiplier cells (VMCs) [6], switched-inductor (SL) VMCs [7], coupled-inductor (CI) [8], built-in transformer (BIT) [9], cascaded structure [10], quadratic converter [11], and Z-source/quasi Z-source converters [12]. Any potential combination of the mentioned VB techniques were considered to achieve a high step-up converter, such as those in [13-16]. Along with VB techniques, the interleaved structure is beneficial because a low input current ripple is obtained that reduces the size of the input filter, increases the lifetime of the renewable energy sources, reduces the current stresses on the components, and improves the efficiency [17, 18]. In [19-21], interleaved converters integrated with SC VMCs were introduced, and they suffered from high current transitions on the capacitors and required a large number of diodes and capacitors to achieve high-voltage gains. To eliminate the extreme instantaneous currents of the capacitors in the SC CMCs, the boost inductors can be replaced by CIs, or a BIT can be inserted into the converter topology-the energy stored in the leakage inductances of the CIs and BIT can be absorbed and recycled by either passive or active clamped techniques [22, 23]. In addition, the existence of the leakage inductances meant the current
falling rates of diodes were controlled, and zero-current switching (ZCS) conditions are achieved in the turn-off instants of the diodes, thereby improving the converter efficiency. In [24], an interleaved converter was presented that integrated an asymmetric SC VMC with double-winding (2W) CIs and employed passive clamp circuits to recycle the energy of the leakage inductances and limit the voltage stresses on the main switches. Another 2W CI-based interleaved converter was introduced in [25] in which, like the topology in [24], the secondary windings of the CIs were integrated into SC VMCs to extend the voltage gain. Other 2W CI-based interleaved converters were proposed in [26-29]. The interleaved converters in [30-33] used two triple-winding (3W) CIs to further extend the voltage gains. The interleaved converters in [34] and [35] utilized the 2W and 3W BIT, respectively. In interleaved converters without CI and BIT, the voltage gain is only adjusted with the duty cycle of the main switches. By contrast, for the converters with either CI or BIT, there were two degrees of freedom-duty cycle and turns-ratio-that made the voltage gain adjustment flexible. The interleaved converters in $[36,37]$ took advantage of both the CI and BIT to further enhance the voltage gain; these converters utilized two 2 W CIs and one 3W BIT, where the secondary windings of CIs, along with the secondary and tertiary windings of BIT, were combined with the SC VMCs to achieve a high voltage gain. Having three degrees of freedom for converters with both CI and BIT (duty cycle of the main switches, turns-ratio of the CIs, and turns-ratio of the BIT) resulted in a flexible deign that was appropriate for the high-voltage gain applications. Therefore, the usage of the CI together with BIT integrated with SC VMCs is the most effective technique used to further increase the voltage gain.

Considering the previously discussed information, in this paper, an interleaved high step-up DC-DC converter with two 2 W CIs and one 3 W BIT is proposed to achieve highvoltage gains without extremely high cycle cycles. Passive clamped circuits are used to absorb and recycle the leakage inductances energies and limit switches voltage stresses to a value far less than the output voltage. The leakage inductances provide the proposed converter with turn-off ZCS conditions for the diodes that improve efficiency. Also, the reverse recovery problem of the diodes is suppressed. The voltage gain and the voltage stresses for the semiconductor devices can be controlled flexibly by three parameters, including turns-ratio of the 2 W CIs, turns-ratio of the 3 W BIT, and duty cycle of the switches. Furthermore, low-voltage-rated semiconductor devices with low ON-state resistances are adopted for the proposed converter, thus leading to the reduction of the conduction losses. Additionally, due to the interleaved structure of the proposed converter, the input current ripple and the current stresses of the components decrease significantly.

The rest of this paper is organized as follows: Section 2 introduces the topology of the proposed converter and analyzes its operation modes. Section 3 presents a steady-state analysis of the proposed converter. The design considerations of the proposed converter are presented in Section 4. In Section 5, a comparison analysis in terms of voltage gain, normalized voltage stresses, and components count is accomplished, and that proves the superior performance of the proposed converter compared to other similar existing counterparts. Section 6 presents experimental results to validate the study, and the overall conclusion is presented in Section 7.

## 2. PROPOSED CONVERTER AND OPERATING MODES

The proposed converter is shown in Figure 2; the power switches are denoted by $Q_{1}$ and $Q_{2}$, which are gated in interleaved manner with a $180^{\circ}$ phase shift. There are two 2W CIs whose coupling references are denoted by "•" and " $\star$ "-each CI is modeled as the combination of a magnetizing inductance, an ideal 2 W transformer, and the leakage inductance for each winding; $L_{k 1}$ and $L_{k 2}$ are the leakage inductances of primary windings; $L_{m 1}$ and $L_{m 2}$ are the magnetizing inductances; $N_{p 1}$ and $N_{p 2}$ are the number of the primary turns; the secondary turns are shown by $N_{s 1}$ and $N_{s 2}$. Also, there is a 3 W BIT whose reference points are represented by "■"; the primary, secondary, and tertiary windings’ turns of the BIT are denoted by $n_{p}, n_{s}$, and $n_{t}$, respectively; $L_{k 3}$ is the leakage inductance of the primary side for BIT. Each of secondary and tertiary windings of the BIT are connected in-series with the secondary winding of CI for each phase, resulting in the total leakage inductances of $L_{k 4}$ and $L_{k 5 .} D_{c 1}$ and $D_{c 2}$ are the clamp diodes; $C_{c 1}$ and $C_{c 2}$ are the clamp capacitors. Diode-capacitors pairs $\left(D_{c 1}, C_{c 1}\right)$ and $\left(D_{c 2}, C_{c 2}\right)$ make the clamp circuits, leading to limit the voltage stresses on switches $Q_{1}$ and $Q_{2}$, and they recycle the energy stored in the leakage inductances; $D_{r 1}$ and $D_{r 2}$ represent the regenerative diodes; $C_{m 1}$ and $C_{m 2}$ denote the intermediate energy storage capacitors; $D_{o}$ and $C_{o}$ represent the output diode and capacitor, respectively. There is a total of five diodes and five capacitors. The input voltage, output voltage, and load are represented by $V_{i n}, V_{o}$, and $R$, respectively. The turns-ratios of the CIs represented by $N_{1}=N_{s 1} / N_{p 1}, N_{2}=N_{s 2} / N_{p 2}$; for the BIT, the turns-rations are denoted by $n_{s p}=n_{s} / n_{p}$ and $n_{t p}=n_{t} / n_{p}$. The duty cycle $(D)$ of the power switches is more than 0.5 , and during a switching period $T$, the proposed converter has 8 operation modes. Figure 3


Figure 2. Proposed converter.


Figure 3. Key waveforms of the proposed converter.
illustrates the key current waveforms of the proposed converter; it should be noted that the scales of the curves are not the same in Figure 3. To analyze the proposed converter, the following assumptions are made: the converter operates at steady-state condition and continuous conduction mode (CCM); the capacitors are large enough such that their voltages are constant. The voltage drops on the diodes are neglected. The equivalent circuits for different operating modes are depicted in Figure 4 and explained as follows:

Mode 1 (Figure 4a, $t_{0} \leq t \leq t_{1}$ ): This operating mode is too short and begins when switch $Q_{1}$ starts to conduct at $t=t_{0}$; switch $Q_{2}$ and output diode $D_{o}$ keep their ON states from the previous operating mode (Mode 8). Leakage inductances $L_{k 3}, L_{k 4}$, and $L_{k 5}$ release their energies quickly to the output side through diode $D_{o}$. In addition, these leakage inductances control the current falling rate of $D_{o}$-accordingly, the reverse-recovery problem of $D_{o}$ is alleviated by the leakage inductances. The current through magnetizing inductances $L_{m 1}$ and $L_{m 2}$ increase linearly. The relationships in this mode are as:

$$
\begin{gather*}
\left\{\begin{array}{c}
V_{L_{m 1}}=V_{i n}-V_{L_{k 1}}=L_{m 1} \frac{d i_{L_{m 1}}(t)}{d t} \\
V_{L_{m 2}}=V_{i n}-V_{L_{k 2}}=L_{m 2} \frac{d i_{L_{m 2}}(t)}{d t}
\end{array}\right.  \tag{1}\\
\left\{\begin{array}{r}
i_{D o}(t)=I_{o}+i_{C o}(t)=I_{o}+C_{o} \frac{d V_{o}(t)}{d t}=i_{L k 4}(t)=-i_{L k 5}(t) \\
i_{L k 1}(t)=i_{L m 1}(t)+i_{p 1}(t)=i_{L m 1}(t)-N_{1} i_{D o}(t) \\
i_{L k 2}(t)=i_{L m 2}(t)+i_{p 2}(t)=i_{L m 2}(t)+N_{2} i_{D o}(t)
\end{array}\right.  \tag{2}\\
\left\{\begin{array}{r}
\left(n_{s p}+n_{t p}\right) V_{L_{k 3}}=-V_{L_{k 4}}+V_{L_{k 5}}-V_{o}-N_{1} V_{L_{m 1}} \\
+N_{2} V_{L_{m 2}}+V_{C_{m 1}}+V_{C_{m 2}}
\end{array}\right. \tag{3}
\end{gather*}
$$

$$
\left\{\begin{align*}
\left(n_{s p}+n_{t p}\right) L_{k 3} \frac{d i_{L_{k 3}}(t)}{d t}= & -L_{k 4} \frac{d i_{L_{k 4}}(t)}{d t}+L_{k 5} \frac{d i_{L_{k 5}}(t)}{d t}-V_{o}  \tag{4}\\
& -N_{1} V_{L_{m 1}}+N_{2} V_{L_{m 2}}+V_{C_{m 1}}+V_{C_{m 2}}
\end{align*}\right.
$$

Mode 2 (Figure 4b, $t_{1} \leq t \leq t_{2}$ ): This operation mode begins when $D_{o}$ turns off with ZCS condition at $t=t_{1}$; both switches $Q_{1}$ and $Q_{2}$ remain in ON state. Inductances $\mathrm{L}_{\mathrm{m} 1}, \mathrm{~L}_{\mathrm{m} 2}$, $\mathrm{L}_{\mathrm{k} 1}$, and $\mathrm{L}_{\mathrm{k} 2}$ are charged by the input voltage, and the load is supplied solely by the output capacitor. The key relationships are as:

$$
\left\{\begin{array}{l}
V_{L_{m 1}}+V_{L_{k 1}}=V_{L_{m 2}}+V_{L_{k 2}}=V_{i n}  \tag{5}\\
i_{L_{m 1}}(t)=i_{L_{k 1}}(t)=i_{L_{m 1}}\left(t_{1}\right)+\frac{V_{i n}}{L_{m 1}+L_{k 1}}\left(t-t_{1}\right) \\
i_{L_{m 2}}(t)=i_{L_{k 2}}(t)=i_{L_{m 2}}\left(t_{1}\right)+\frac{V_{i n}}{L_{m 2}+L_{k 2}}\left(t-t_{1}\right)
\end{array}\right.
$$

Mode 3 (Figure 4c, $t_{2} \leq t \leq t_{3}$ ): At $t=t_{2}$, the gate signal becomes zero for $Q_{2}$, and clamp diode $D_{c 2}$ turns on to clamp the voltage across $Q_{2}$ to $V_{C c 2}$; simultaneously, regenerative diodes $D_{r 1}$ and $D_{r 2}$ start to conduct because the reverse voltages across them becomes zero. As the currents through diodes $D_{r 1}$ and $D_{r 2}$ increase, the current through diode $D_{c 2}$ decreases. By means of the conducting current through the secondary windings of the CIs and secondary and tertiary windings of the BIT, clamp capacitor $C_{c 1}$ is discharged and intermediate capacitors $C_{m 1}$ and $C_{m 2}$ are charged. The magnetizing inductance $L_{m 1}$ is charged, while $L_{m 2}$ transfers the energy to the secondary side. When the energy of leakage inductance $L_{k 2}$ is completely absorbed by $C_{c 2}$, diode $D_{c 2}$ is reverse-biased and turns off with ZCS condition at the end of this mode. The relationships for this mode are as (6)-(8).


Figure 4. Operation modes in one switching period: (a) Mode $1\left[t_{0}-t_{1}\right]$, (b) Mode 2 [ $t_{1}-$ $\left.t_{2}\right]$, (c) Mode 3 [ $\left.t_{2}-t_{3}\right]$, (d) Mode $4\left[t_{3}-t_{4}\right]$, (e) Mode $5\left[t_{4}-t_{5}\right]$, (f) Mode $6\left[t_{5}-t_{6}\right]$, (g) Mode 7 [ $\left.t_{6}-t_{7}\right]$, (h) Mode $8\left[t_{7}-t_{8}\right]$.

$$
\begin{gather*}
\left\{\begin{array}{l}
V_{L_{m 1}}+V_{L_{k 1}}=V_{i n} \\
V_{L_{m 2}}+V_{L_{k 2}}=V_{i n}-V_{C_{c 2}} \\
V_{p_{B I T}}+V_{L_{k 3}}=-V_{C_{c 2}}
\end{array}\right.  \tag{6}\\
\left\{\begin{array}{l}
N_{1} V_{L_{m 1}}+V_{L_{k 4}}+n_{s p} V_{L_{k 3}}=V_{C_{m 1}}-V_{C_{c 1}}-\left(n_{s p}+1\right) V_{C_{c 2}} \\
N_{2} V_{L_{m 2}}+V_{L_{k 5}}-n_{t p} V_{L_{k 3}}=\left(n_{t p}+1\right) V_{C_{c 2}}-V_{C_{m 2}}
\end{array}\right. \tag{7}
\end{gather*}
$$

$$
\left\{\begin{array}{l}
i_{L_{k 1}}(t)=i_{L_{m 1}}(t)+i_{p 1}(t)=i_{L_{m 1}}(t)+N_{1} i_{D_{r 1}}(t)  \tag{8}\\
i_{L_{k 2}}(t)=i_{L_{L_{22}}}(t)+i_{p 2}(t)=i_{L_{m 2}}(t)+N_{2} i_{D_{r 2}}(t) \\
i_{L_{k 3}}(t)=-n_{s p} i_{D_{r 1}}(t)-n_{t p} i_{D_{r 2}}(t) \\
i_{L_{k 4}}(t)=-i_{D_{r 1}}(t) \\
i_{L_{k 5}}(t)=i_{D_{r 2}}(t)
\end{array}\right.
$$

Mode 4 (Figure 4d, $t_{3} \leq t \leq t_{4}$ ): At $t=t_{3}$, clamp diode $D_{c 2}$ turns off with ZCS condition because its current decreases to zero after the leakage energy of $L_{k 2}$ is fully transferred. The diode current rate is controlled by the leakage inductance, thus there is no turn-off reverserecovery problem. The currents of both diodes $\mathrm{D}_{\mathrm{r} 1}$ and $\mathrm{D}_{\mathrm{r} 2}$ start to decrease. The mechanism of the energy transferring is the same as the previous operation mode. In this mode, the relationships are obtained as (9)-(12).

$$
\begin{gather*}
\left\{\begin{array}{l}
V_{L_{m 1}}+V_{L_{k 1}}=V_{i n} \\
V_{L_{m 2}}+V_{L_{k 2}}-V_{p_{B / T}}-V_{L_{k 3}}=V_{i n} \\
V_{p_{B I T}}+V_{L_{k 3}}=V_{L_{m 2}}+V_{L_{m 1}}+V_{L_{k 2}}-V_{L_{k 1}}
\end{array}\right.  \tag{9}\\
\left\{\begin{array}{l}
\left(N_{1}+n_{s p}+1\right) V_{L_{m 1}}-\left(n_{s p}+1\right)\left(V_{L_{m 2}}+V_{L_{k 2}}-V_{L_{k 1}}\right) \\
+V_{L_{k 4}}+n_{s p} V_{L_{k 3}}=V_{C_{m 1}}-V_{C_{c 1}}
\end{array}\right.  \tag{10}\\
\left\{\begin{array}{l}
n_{t p}\left(V_{L_{m 1}}+V_{L_{k 1}}+V_{L_{k 3}}-V_{L_{k 2}}\right) \\
-\left(N_{2}+n_{t p}\right) V_{L_{m 2}}-V_{L_{k 5}}=V_{C_{m 2}}-V_{C_{c 2}}
\end{array}\right.  \tag{11}\\
\left\{\begin{array}{l}
i_{L_{k 1}}(t)=i_{L_{m 1}}(t)+i_{p 1}(t)=i_{L_{m 1}}(t)+N_{1} i_{D_{r 1}}(t) \\
i_{L_{k 2}}(t)=i_{L_{m 2}}(t)+i_{p 2}(t)=i_{L_{m 2}}(t)+N_{2} i_{D_{r 2}}(t) \\
i_{L_{k 3}}(t)=-n_{s p} i_{D_{r 1}}(t)-n_{t p} i_{D_{r 2}}(t) \\
i_{L_{k 4}}(t)=-i_{D_{r 1}}(t) \\
i_{L_{k 5}}(t)=i_{D_{r 2}}(t)
\end{array}\right. \tag{12}
\end{gather*}
$$

Mode 5 (Figure 5e, $t_{4} \leq t \leq t_{5}$ ): At $t=t_{4}$, this mode begins when switch $Q_{2}$ turns on. This operation mode ends when the currents through regenerative diodes $D_{r 1}$ and $D_{r 2}$
decrease to zero, and accordingly, the energy at the secondary/tertiary windings of the CIs and BIT reaches zero. $D_{r 1}$ and $D_{r 2}$ turn off with ZCS condition at $t=t 5$. The circuit relationships of this mode are as:

$$
\begin{gather*}
\left\{\begin{array}{l}
V_{L_{m 1}}+V_{L_{k 1}}=V_{i n} \\
V_{L_{m 2}}+V_{L_{k 2}}=V_{i n} \\
V_{p_{B r 1}}=-V_{L_{k 3}}
\end{array}\right.  \tag{13}\\
\left\{\begin{array}{l}
N_{1} V_{L_{m 1}}+V_{L_{k 4}}+n_{s p} V_{L_{k 3}}=V_{C_{m 1}}-V_{C_{c 1}} \\
-N_{2} V_{L_{m 2}}-V_{L_{k 5}}+n_{t p} V_{L_{k 3}}=V_{C_{m 2}}-V_{C_{c 2}}
\end{array}\right.  \tag{14}\\
\left\{\begin{array}{l}
i_{L_{k 1}}(t)=i_{L_{m 1}}(t)+i_{p 1}(t)=i_{L_{m 1}}(t)+N_{1} i_{D_{r 1}}(t) \\
i_{L_{k 2}}(t)=i_{L_{m 2}}(t)+i_{p 2}(t)=i_{L_{m 2}}(t)+N_{2} i_{D_{r 2}}(t) \\
i_{L_{k 3}}(t)=-n_{s p} i_{D_{r 1}}(t)-n_{t p} i_{D_{r 2}}(t) \\
i_{L_{k 4}}(t)=-i_{D_{r 1}}(t) \\
i_{L_{k 5}}(t)=i_{D_{r 2}}(t)
\end{array}\right. \tag{15}
\end{gather*}
$$

Mode 6 (Figure 4f, $\mathrm{t}_{5} \leq \mathrm{t} \leq \mathrm{t}_{6}$ ): Diodes $D_{r 1}$ and $D_{r 2}$ turn off at $\mathrm{t}=\mathrm{t}_{5}$, while switches $Q_{1}$ and $Q_{2}$ remain in ON state. Magnetizing inductances $L_{m 1}$ and $L_{m 2}$ are charged by the input voltage, which is the same as Mode 2. The relationships are as:

$$
\begin{gather*}
\left\{\begin{array}{l}
V_{L_{m 1}}+V_{L_{k 1}}=V_{L_{m 2}}+V_{L_{k 2}}=V_{i n} \\
V_{p_{B I T}}=0
\end{array}\right.  \tag{16}\\
\left\{\begin{array}{l}
i_{L_{m 1}}(t)=i_{L_{k 1}}(t)=i_{L_{m 1}}\left(t_{6}\right)+\frac{V_{i n}}{L_{m 1}+L_{k 1}}\left(t-t_{6}\right) \\
i_{L_{m 2}}(t)=i_{L_{k 2}}(t)=i_{L_{m 2}}\left(t_{6}\right)+\frac{V_{i n}}{L_{m 2}+L_{k 2}}\left(t-t_{6}\right) \\
i_{p 1}(t)=i_{p 2}(t)=i_{L_{k 3}}(t)=i_{L_{k 4}}(t)=i_{L_{k 5}}(t)=0
\end{array}\right. \tag{17}
\end{gather*}
$$

Mode 7 (Figure 4g, $t_{6} \leq t \leq t_{7}$ ): This mode is similar to Mode 3. At $\mathrm{t}=\mathrm{t}_{6}$, clamp diode $D_{c 1}$ is forward-biased, then the voltage across $Q_{1}$ is clamped to $V_{C c 1}$; the voltage across output diode $D_{o}$ reaches zero, and it is forward-biased. The stored energy in magnetizing inductance $L_{m 1}$ is transferred to the secondary side. As the current through $D_{o}$ increases, the current through $D_{c 1}$ decreases. Intermediate capacitors $C_{m 1}$ and $C_{m 2}$ are discharged. The relationships for this mode are as (18)-(20).

$$
\begin{gather*}
\left\{\begin{array}{l}
V_{L_{m 1}}+V_{L_{k 1}}=V_{i n}-V_{C_{c 1}} \\
V_{L_{m 2}}+V_{L_{k 2}}=V_{i n} \\
V_{p_{B / T}}+V_{L_{k 3}}=V_{C_{c 1}}
\end{array}\right.  \tag{18}\\
\left\{\begin{array}{l}
N_{2} V_{L_{m 2}}-N_{1} V_{L_{m 1}}-V_{L_{k 4}}+V_{L_{k 5}} \\
-\left(n_{s p}+n_{t p}\right) V_{L_{k 3}}=V_{o}-\left(n_{s p}+n_{t p}+1\right) V_{C_{c 1}}-V_{C_{m 1}}-V_{C_{m 2}}
\end{array}\right.  \tag{19}\\
\left\{\begin{array}{l}
i_{L_{k 1}}(t)=i_{L_{m 1}}(t)+i_{p 1}(t)=i_{L_{m 1}}(t)-N_{1} i_{D_{o}}(t) \\
i_{L_{k 2}}(t)=i_{L_{m 2}}(t)+i_{p 2}(t)=i_{L_{m 2}}(t)+N_{2} i_{D_{o}}(t) \\
i_{L_{k 3}}(t)=\left(n_{s p}+n_{t p}\right) i_{D_{o}}(t) \\
i_{L_{k_{k}}}(t)=i_{D_{o}}(t) \\
i_{L_{L_{5}}}(t)=-i_{D_{o}}(t)
\end{array}\right. \tag{20}
\end{gather*}
$$

Mode 8 (Figure 4h, $t_{7} \leq t \leq t_{8}$ ): At $\mathrm{t}=\mathrm{t}_{7}$, the current through clamp diode $D_{c 1}$ decreases to zero, and it turns off with ZCS condition due to leakage inductance $L_{k 1}$. The current of $D_{o}$ starts to decrease, and its decreasing rate is controlled by the leakage inductances. The energy stored in the magnetizing inductor $L_{m 1}$ is continuously transferred to output. The relationships for this mode are as:

$$
\left\{\begin{array}{l}
V_{L_{m 1}}+V_{L_{k 1}}+V_{p_{B I T}}+V_{L_{k 3}}=V_{i n}  \tag{21}\\
V_{L_{m 2}}+V_{L_{k 2}}=V_{i n} \\
V_{p_{B I T}}+V_{L_{k 3}}=V_{L_{m 2}}-V_{L_{m 1}}+V_{L_{k 2}}-V_{L_{k 1}}
\end{array}\right.
$$

$$
\begin{align*}
& \left\{\begin{array}{l}
-\left(N_{1}+n_{s p}+n_{t p}+1\right) V_{L_{m 1}}+\left(N_{2}+n_{s p}+n_{t p}+1\right) V_{L_{m 2}} \\
-\left(n_{s p}+n_{t p}\right) V_{L_{k 3}}+\left(n_{s p}+n_{t p}+1\right)\left(V_{L_{k 2}}-V_{L_{k 1}}\right) \\
-V_{L_{k 4}}+V_{L_{k 5}}=V_{o}-V_{C_{m 1}}-V_{C_{m 2}}
\end{array}\right.  \tag{22}\\
& \left\{\begin{array}{l}
i_{L_{k 1}}(t)=i_{L_{m 1}}(t)+i_{p 1}(t)=i_{L_{m 1}}(t)-N_{1} i_{D_{o}}(t) \\
i_{L_{k 2}}(t)=i_{L_{m 2}}(t)+i_{p 2}(t)=i_{L_{m 2}}(t)+N_{2} i_{D_{o}}(t) \\
i_{L_{k 3}}(t)=\left(n_{s p}+n_{t p}\right) i_{D_{o}}(t) \\
i_{L_{k 4}}(t)=i_{D_{o}}(t) \\
i_{L_{k 5}}(t)=-i_{D_{o}}(t)
\end{array}\right. \tag{23}
\end{align*}
$$

## 3. STEADY-STATE ANALYSIS OF THE PROPOSED CONVERTER

To simplify the steady-state analysis of the proposed converter, Modes 1 and 5 with the short durations were ignored.

### 3.1. VOLTAGE GAIN

Ignoring the leakage inductances, Modes 3 and 4 are the same; similarly, Modes 7 and 8 are assumed to be the same. The, by applying the voltage-second balance law to magnetizing inductances $L_{m 1}$ and $L_{m 2}$, the following equations are written:

$$
\begin{align*}
& 2\left(D-\frac{1}{2}\right) V_{i n}+2(1-D) V_{i n}+(1-D) V_{C_{c 1}}=0  \tag{24}\\
& 2\left(D-\frac{1}{2}\right) V_{i n}+2(1-D) V_{i n}+(1-D) V_{C_{c 2}}=0 \tag{25}
\end{align*}
$$

From (24) and (25), the voltages on capacitors $C_{c 1}$ and $C_{c 2}$ are obtained as:

$$
\begin{equation*}
V_{C_{c 1}}=V_{C_{c 2}}=\frac{1}{1-D} V_{i n} \tag{26}
\end{equation*}
$$

Considering Mode 3, the following relationship is written:

$$
\left\{\begin{array}{l}
V_{C_{m 1}}=V_{C_{c 1}}+\left(n_{s p}+1\right) V_{C_{c 2}}+N_{1} V_{i n}  \tag{27}\\
V_{C_{m 2}}=\left(n_{t p}+1\right) V_{C_{c 2}}-N_{2}\left(V_{i n}-V_{C_{c 2}}\right)
\end{array}\right.
$$

Substituting (26) in (27), the voltages across capacitors $C_{m 1}$ and $C_{m 2}$ are obtained as:

$$
\left\{\begin{array}{l}
V_{C_{m 1}}=\frac{2+n_{s p}+(1-D) N_{1}}{1-D} V_{i n}  \tag{28}\\
V_{C_{m 2}}=\frac{1+n_{t p}+D N_{2}}{1-D} V_{i n}
\end{array}\right.
$$

Considering Mode 7, the following equation is obtained:

$$
\begin{equation*}
V_{o}=\left(n_{s p}+n_{t p}+1\right) V_{C_{c 1}}+V_{C_{m 1}}+V_{C_{m 2}} \tag{29}
\end{equation*}
$$

Substituting (26) and (28) in (29), the voltage of the output capacitor is extracted
as:

$$
\begin{equation*}
V_{C_{o}}=V_{o}=\frac{4+2\left(n_{s p}+n_{t p}\right)+N_{1}+N_{2}}{1-D} V_{i n} \tag{30}
\end{equation*}
$$

Accordingly, the ideal voltage gain is obtained as:

$$
\begin{equation*}
M=\frac{V_{o}}{V_{i n}}=\frac{4+2\left(n_{s p}+n_{t p}\right)+N_{1}+N_{2}}{1-D} \tag{31}
\end{equation*}
$$

If the turns-ratios of the CIs are equal to $N$ (i.e., $N_{1}=N_{2}=N$ ) and the turns-ratios of the BIT are equal to $n$ (i.e., $n_{s p}=n_{t p}=n$ ), the capacitors' voltages and voltage gain are simplified as in (32) and (33).


Figure 5. Voltage gain versus duty cycle for different values of $N$ and $n$.

$$
\begin{gather*}
V_{C_{c 1}}=V_{C_{c 2}}=\frac{1}{1-D} V_{i n} \\
V_{C_{m 1}}=\frac{2+n+(1-D) N}{1-D} V_{i n} \\
V_{C_{m 2}}=\frac{1+n+D N}{1-D} V_{i n}  \tag{32}\\
V_{C_{o}}=V_{o}=\frac{4+4 n+2 N}{1-D} V_{i n} \\
M=\frac{V_{o}}{V_{i n}}=\frac{4+4 n+2 N}{1-D}=\frac{4\left(1+n+\frac{N}{2}\right)}{1-D} \tag{33}
\end{gather*}
$$

As explored in the above analysis, the voltage gain of the proposed converter is controlled by three parameters: the turns-ratio of the CIs ( $N$ ) , the turns-ratio of the BIT ( $n$ ), and the duty cycle of the switches $(D)$; thus, there are three degrees of freedom to extend the voltage gain without an extreme duty cycle at high voltage gains. The plot of the voltage gain is sketched in Figure 5 for different values of $N, n$, and $D$. As observed, the voltage gain increases significantly as the duty cycle and the turns-ratios increase, which makes the proposed converter reach high voltage gains without extreme duty cycles in high stepup applications.

### 3.2. EFFECT OF LEAKAGE INDUCTANCES ON VOLTAGE GAIN

In fact, the leakage inductances of the CIs and BIT are not zero. By analyzing the current of the output diode, the effect of leakage inductances on the voltage gain is clarified. The current of $D_{o}$ flows through the circuits during Modes 7 and 8 ; the duration of the Mode $7\left(\Delta t_{7}=t_{7}-t_{6}\right)$ is supposed to be $0.6 \times(1-D) T$ for the designed converter in this paper. Additionally, the current-falling rate of diode $D_{o}\left(\mathrm{~d} i_{D o} / \mathrm{d} t\right)$ is nearly zero during Mode 8. Additionally, the average current of $D_{o}$ is equal to the output current $\left(I_{o}\right)$. Thus, the peak current of the output diode can be obtained as:

$$
\left\{\begin{array}{l}
\frac{1}{T} \int_{0}^{T} i_{D o}(t)=I_{o} \\
\rightarrow \frac{1}{T}\binom{\frac{1}{2} \times 0.6 \times(1-D) T \times I_{D_{o}, p e a k}}{+0.4 \times(1-D) T \times I_{D_{o}, p e a k}}=I_{o}  \tag{34}\\
\rightarrow I_{D_{o}, p e a k}=\frac{10 I_{o}}{7(1-D)}
\end{array}\right.
$$

Knowing the peak current of $D_{o}$, the voltage gain is obtained as (35).

$$
\begin{equation*}
M=\frac{4\left(1+n+\frac{N}{2}\right)}{1-D+\frac{50 f_{s w}}{21(1-D) R}\left(N^{2}\left(L_{k 1}+L_{k 2}\right)+4 n^{2} L_{k 3}+L_{k 4}+L_{k 5}\right)} \tag{35}
\end{equation*}
$$

As obvious, the voltage gain reduces slightly as the leakage inductances increase.

### 3.3. SEMICONDUCTOR DEVICES VOLTAGE STRESSES

The voltage stresses of the semiconductor devices are given by (36)-(41).

$$
\begin{equation*}
V_{Q_{1}}=V_{Q_{2}}=\frac{1}{1-D} V_{i n}=\frac{1}{4\left(1+n+\frac{N}{2}\right)} V_{o} \tag{36}
\end{equation*}
$$

$$
\begin{gather*}
V_{D_{c 1}}=\frac{2}{1-D} V_{i n}=\frac{1}{2\left(1+n+\frac{N}{2}\right)} V_{o}  \tag{37}\\
V_{D_{c 2}}=\frac{1}{1-D} V_{i n}=\frac{1}{4\left(1+n+\frac{N}{2}\right)} V_{o}  \tag{38}\\
V_{D_{r 1}}=\frac{2\left(1+n+\frac{N}{2}\right)}{1-D} V_{i n}=\frac{1}{2} V_{o}  \tag{39}\\
V_{D_{r 2}}=\frac{2 n+N}{1-D} V_{i n}=\frac{n+\frac{N}{2}}{2\left(1+n+\frac{N}{2}\right)} V_{o}  \tag{40}\\
V_{D_{o}}=\frac{2(1+2 n+N)}{1-D} V_{i n}=\frac{1+2 n+N}{2\left(1+n+\frac{N}{2}\right)} V_{o} \tag{41}
\end{gather*}
$$

As the turns-ratio of either CIs or BIT increases, the voltage stresses of semiconductors $D_{c 1}, D_{c 2}, Q_{1}$, and $Q_{2}$ decrease significantly when compared to the output voltage; thus, low-voltage-rated switches with a low $R_{D S(o n)}$ are employed, which reduces the conduction losses. Also, the voltage stress of the regenerative diode $D_{r 1}$ is equal to half the output voltage, and $V_{D r 2}$ is less than the output voltage.

### 3.4. COMPONENTS AVERAGE CURRENT

The average currents of the leakage and magnetizing inductances are calculated as:

$$
\left\{\begin{array}{l}
I_{L m 1}=I_{L m 2}=I_{L m}=\frac{2+2 n+N}{1-D} I_{o}  \tag{42}\\
I_{L_{k 1}}=I_{L_{k 2}}=I_{L m} \\
I_{L_{k 3}}=I_{L_{k 4}}=I_{L_{k 5}}=0
\end{array}\right.
$$

The average root mean square (rms) currents of the semiconductor devices are as:

$$
\begin{align*}
& \left\{\begin{array}{l}
I_{D_{c_{1 m s}}}=I_{D_{c 2_{m s}}}=\frac{10}{3 \sqrt{2(1-D)}} I_{o} \\
I_{D_{r_{1 m s}}}=I_{D_{r_{2 m s}}}=I_{D_{o_{m s s}}}=\frac{2+2 n+N}{(1+2 n+N) \sqrt{1-D}} I_{o} \\
I_{Q_{l_{m s}}}=I_{Q_{2_{m s}}}=\frac{(4+4 n+2 N) \sqrt{D}}{1-D} I_{o}
\end{array}\right. \tag{43}
\end{align*}
$$

## 4. DESIGN CONSIDERATIONS

### 4.1. COUPLED INDUCTORS AND BUILT-IN TRANSFORMER DESIGN

4.1.1. Limitation of Turns-Ratio. Given that the duty cycle of the switches is higher than 0.5 , it can be written as:

$$
\begin{equation*}
D=1-\frac{4\left(1+n+\frac{N}{2}\right)}{M} \geq 0.5 \rightarrow n+\frac{N}{2} \leq \frac{M-8}{8} \tag{44}
\end{equation*}
$$

4.1.2. Magnetizing Inductances of CIs. For any arbitrary ripple current, $L_{m 1}=L_{m 2}=L_{m}$ is obtained from:

$$
\begin{equation*}
L_{m}=\frac{V_{i n} D}{f_{s w} \Delta i_{L}} \tag{45}
\end{equation*}
$$

To operate in CCM, the magnetizing inductance of CIs must be higher than the critical inductance that is obtained from (46).

$$
\begin{align*}
& \left\{\begin{array}{l}
\Delta i_{L m}=\frac{V_{i n} D}{f_{s w} L_{m}}=\frac{V_{o} D}{f_{s w} L_{m} M} \\
\mathrm{I}_{L m}=I_{L m 1}=I_{L m 2}=\frac{2+2 n+N}{1-D} I_{o}=\frac{M}{2} I_{o} \\
R=\frac{V_{o}}{I_{o}}
\end{array}\right.  \tag{46}\\
& \Delta i_{L m}=2 I_{L m} \rightarrow L_{m}=L_{c r i t} \rightarrow L_{c r i t}=\frac{D R}{M^{2} f_{s w}}
\end{align*}
$$

4.1.3. Number of Turns of CIs' Windings. Having the flux density variation $\left(\Delta B_{\mathrm{CI}}\right)$ and the cross-sectional area of the core $\left(A_{c, \mathrm{CI}}\right)$ for the CIs, the number of turns for the primary winding $\left(N_{p}\right)$ is determined from (47); then, the number of the secondary winding' turns $\left(N_{s}\right)$ is obtained by having the CIs turns-ratio $(N)$.

$$
\begin{equation*}
N_{p}=\frac{V_{i n} D}{\Delta B_{C I} A_{c, C l} f_{s w}} \tag{47}
\end{equation*}
$$

4.1.4. Number of Turns of CIs' Windings. Using $\Delta B_{\text {BIT }}$ and $A_{c, \text { BIT }}$ for the BIT mean the number of turns for the primary winding $\left(n_{p}\right)$ is calculated from (48), and the numbers of turns for the secondary and tertiary windings $\left(n_{s}, n_{t}\right)$ are obtained from the obtained BIT turns-ratio (n).

$$
\begin{equation*}
n_{p}=\frac{V_{C_{c 1}} D}{\Delta B_{B I T} A_{c, B r T} f_{s w}}=\frac{V_{i n} D}{(1-D) \Delta B_{B I T} A_{c, B \pi T} f_{s w}} \tag{48}
\end{equation*}
$$

### 4.2. CAPACITORS DESIGN

The voltages of the capacitors are determined from (32). By knowing the maximum ripple voltages ( $\Delta V_{C \max }$ ) of the capacitors, the capacitances can be determined as:

$$
\left\{\begin{array}{l}
C_{c 1}, C_{c 1}, C_{m 1}, C_{m 2} \geq \frac{4+4 n+2 N}{5 f_{s w}(1+2 n+N) \Delta V_{C \max }} I_{o}  \tag{49}\\
C_{o} \geq \frac{D I_{o}}{f_{s w} \Delta V_{C \max }}
\end{array}\right.
$$

## 5. CIRCUIT PERFORMANCE COMPARISON

In this section, comparisons are made between the proposed converter and other interleaved high step-up converters in terms of the component's numbers, voltage gains, normalized voltage stress on power switches, and normalized total voltage stress on all diodes, as listed in Table 1; the voltages are normalized to the input voltage. The high stepup converters in $[16,34,35]$ are based on the integration the normal inductor and BIT with the SC VMCs, and the converters in [27, 30, 32, 33] extend the voltage gain through integration the CIs with the SC VMCs. To adjust the voltage gain, there are two degrees of freedom for the converters in $[16,27,30,32-35]$, one of which is the duty cycle of the switches and the other is the turns-ratio of the CIs or BIT. However, the proposed converter and converters in $[36,37]$ offer three degrees of freedom (i.e., $D, n, N$ ) for adjusting the voltage gain because they are developed based on the combination of BIT and CIs into the SC VMCs, which results in a flexible deign that is appropriate for high-voltage gain applications. The converters in $[16,34,35]$ have three magnetic cores, while other converters and proposed converter have two magnetic cores.

In the comparison of the voltage gain, as seen from Figure 6, the proposed converter has the highest voltage gain for the whole duty cycle range. According to Figure 7, illustrating the normalized voltage stress on the switches, the proposed converter offers the

Table 1. Comparison of proposed converter with other interleaved high step-up converters.

| Converter | Number of |  | Voltage gain (M) | Normalized voltage stress on switches | Normalized total voltage stress on all diodes |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Switches/Diodes/ Capacitors | Inductors/CIs/BIT/ <br> Total magnetic cores |  |  |  |
| Ref. [16] | 2/6/5 | 2/0/1/3 | $\frac{2(1+n)}{1-D}$ | $\frac{1}{2+2 n} M$ | $\frac{3+4 n}{1+n} M$ |
| Ref. [27] | 2/6/5 | 0/2/0/2 | $\frac{2(1+N)}{1-D}$ | $\frac{1}{2+2 N} M$ | $\frac{3+2 N}{1+N} M$ |
| Ref. [30] | 2/2/1 | 0/2/0/2 | $\frac{1+N}{1-D}$ | $\frac{1}{1+N} M$ | $\frac{2+3 N}{1+N} M$ |
| Ref. [32] | 2/6/5 | 0/2/0/2 | $\frac{2(1+N)}{1-D}$ | $\frac{1}{2+2 N} M$ | $\frac{3+4 N}{1+N} M$ |
| Ref. [33] | 2/6/5 | 0/2/0/2 | $\frac{2(1+N)}{1-D}$ | $\frac{1}{2+2 N} M$ | $\frac{3+4 N}{1+N} M$ |
| Ref. [34] | 4/4/3 | 2/0/1/3 | $\frac{1+n}{1-D}$ | $\frac{1}{1+n} M$ | $4 M$ |
| Ref. [35] | 4/4/5 | 2/0/1/3 | $\frac{2(1+n)}{1-D}$ | $\frac{1}{2+2 n} M$ | $4 M$ |
| Ref. [36] | 2/6/5 | 0/2/1/2 | $\frac{2\left(1+n+\frac{N}{2}\right)}{1-D}$ | $\frac{1}{2+2 n+N} M$ | $\frac{6+8 n+4 N}{2+2 n+N} M$ |
| Ref. [37] | 2/8/7 | 0/2/1/2 | $\frac{2(1+n+N)}{1-D}$ | $\frac{1}{2+2 n+2 N} M$ | $\frac{3+4 n+2 N}{1+n+N} M$ |
| Proposed converter | 2/5/5 | 0/2/1/2 | $\frac{4\left(1+n+\frac{N}{2}\right)}{1-D}$ | $\frac{1}{4+4 n+2 N} M$ | $\frac{7+8 n+4 N}{4+4 n+2 N} M$ |

lowest voltage stress on the switches under the same turns-ratios and voltage gain. As for the voltage stresses on the diodes, it is fair to compare the total voltage stress on all thediodes, which is performed in the last cilium of Table 1 and depicted in Figure 8. As obvious, under the voltage gain and input voltage, the proposed converter provides the lowest total voltage stress on the diodes compared to other converters. Thus, semiconductor devices with low ON-state resistances and low-forward-voltage drops could be employed, which reduces the conduction losses and converter cost.

Among all the converters, the two converters in $[36,37]$ are the most similar ones to the proposed converter. Like the proposed converter, the converters in $[36,37]$ took advantage of an interleaved structure with two 2W CIs and one 3W BIT to achieve high


Figure 6. The voltage gain comparison for $N=n=1$.


Figure 7. The comparison of the normalized voltage stress on switches for $N=n=1$.


Figure 8. The comparison of the normalized total voltage stress on diodes for $N=n=1$.
voltage gains. Also, all three converters employ passive diode-capacitor clamp circuits to absorb the leakage energy of the circuit and pass it to the output to further extend the voltage gain. However, the proposed converter approximately doubles the voltage gain under the same turns- ratios and duty cycle conditions and with lower number of components compared with the converters in [36, 37]. Furthermore, for a given voltage gain with the same turns-ratios for the magnetically coupled devices, the proposed converter has a smaller duty cycle compared to the converters in [16, 27, 30, 32-37]; thus, according to (49), the proposed converter has the smallest output voltage ripple.

## 6. EXPERIMENTAL RESULTS

To verify the feasibility of the proposed converter, an experimental setup was developed, as shown in Figure 9, with the specifications listed in Table 2. Ferrite cores ETD59/31/22-3C97 and ETD54/28/19-3C90 were used to implement the 2W CIs and 3W BIT, respectively. The DC resistances of the windings for 2 W CIs are as $R_{p 1}=R_{s 1}=$ $R_{p 2}=R_{s 2}=0.01 \Omega$, and for the 3W BIT, the windings' DC resistances are as $R_{p}=R_{s}=R_{t}=0.06$ $\Omega$, where $R_{p}, R_{s}$, and $R_{t}$ represent the DC resistances of the primary, secondary, and tertiary windings, respectively.

Figures 10(a)-(h) show the experimental current and voltage waveforms for in the input voltage of 16 V and duty cycle of 0.6 . According to Figure $10(\mathrm{a})$, the measured output voltage and current are 391 V and 0.5 A , respectively. As exemplified, the proposed converter achieves a high voltage of 391 V from a low input voltage of 16 V with the duty cycle of 0.6 that is not an extreme duty cycle. There is a deviation of 9 V from the ideally


Figure 9. The experimental prototype.

Table 2. Specifications of experimental setup.

| Parameters/Components | Values/Part Number |
| :---: | :---: |
| Output voltage $V_{o}$ | 400 V |
| Rated power | 200 W |
| Switching frequency $f_{s w}$ | 50 kHz |
| Capacitors $C_{c 1}$ and $C_{c 2}$ | B 32776 G 4506 K 000 |
| Capacitors $C_{c m 1}$ and $C_{c m 2}$ | $50 \mu \mathrm{~F}, E S R=0.004 \Omega$ |
| Capacitor $C_{\mathrm{o}}$ | B 32678 G 4206 K 000 |
| $20 \mu \mathrm{~F}, E S R=0.0033 \Omega$ |  |
| Turns-ratios $N$ and $n$ | C 4 AEOBW 5200 A 3 LJ |
| Magnetizing inductances $L_{m 1}$ and $L_{m 2}$ | $20 \mu \mathrm{~F}, R_{C}=0.0039 \Omega$ |
| Leakage inductances $L_{k l}$ and $L_{k 2}$ | 1 |
| Leakage inductances $L_{k 3}$ | $190 \mu \mathrm{H}$ |
| Leakage inductances $L_{k 4}$ and $L_{k 5}$ | $1.5 \mu \mathrm{H}$ |
| Switches $Q_{1}$ and $Q_{2}$ | $3 \mu \mathrm{H}$ |
| Output diode $D_{o}$ | $4.5 \mu \mathrm{H}$ |
| Diodes $D_{c 1}, D_{\mathrm{c} 2}, D_{r 1}$, and $D_{\mathrm{r} 2}$ | $R_{D S(\text { on })}=0.0288 \Omega, C_{o s s}=189 \mathrm{pF}$ |
| LQA06T300 |  |
|  | $R_{D}=0.1 \Omega, V_{F}=0.45 \mathrm{~V}$ |
| C3D10060A |  |



Figure 10. The experimental results under full load for $V_{i n}=16 \mathrm{~V}$ : (a)-(h) current and voltage waveforms; (i) dynamic response of the output voltage for the $40 \%$ step change in the load.
calculated 400 V in (32), which is due to the parasitic elements of the circuit. Figure 10 (b) illustrates the voltages across capacitors $C_{c 1}, C_{c 2}, C_{m 1}$, and $C_{m 2}$, which are relatively in agreement with the values calculated from (32), namely are $V_{C c 1}=V_{C c 2}=40 \mathrm{~V}, V_{C m 1}=136 \mathrm{~V}$, and $V_{C m 2}=104 \mathrm{~V}$. The semiconductors' voltages and currents are shown in Figures 10(c)(f). As presented, the measured voltage stresses match theoretically calculated values from (36) and (39)-(41) as $V_{Q 1}=V_{Q 2}=40 \mathrm{~V}, V_{D r 1}=200 \mathrm{~V}, V_{D r 2}=120 \mathrm{~V}$, and $V_{D 0}=320 \mathrm{~V}$. As seen, the voltage stresses across the switches are far less than the high output voltage, thus leading to adopting low-voltage-rated MOSFETs with low ON-state resistances. In addition, there is no reverse-recovery problem for the diodes because they turn off naturally with ZCS conditions. Figure $10(\mathrm{~g})$ shows the input current and currents of leakage inductances $L_{k 1}$ and $L_{k 2}$. The input current ripple is small, and that is beneficial for the input renewable energy source. The average currents of $L_{k 1}$ and $L_{k 2}$ are about 6.25 A , showing a proper current sharing between CIs in the interleaved structures, thereby resulting in the reduction of the components' current stresses. The currents of leakage inductances $L_{k 3}, L_{k 4}$, and $L_{k 5}$ are shown in Figure $10(\mathrm{~h})$, and they agree with Figure 3.

In addition, the dynamic response of the output voltage for a $40 \%$ step change in the output load is depicted in Figure 10(i). The output power is changed from 200 W to 120 W and vice versa. This dynamic response illustrates the inherent stability of the proposed converter, there is a little voltage change that can be eliminated if a closed-loop control with a proper bandwidth is employed to manipulate the duty cycle of the switches for compensating the voltage change.


Figure 11. The measured efficiency versus the output power for the proposed converter.

Figure 11 shows the measured efficiency curve of the proposed converter for the various load powers-with the input voltage of 16 V and duty cycle of 0.6 . The maximum efficiency is $96.97 \%$ at the load of 100 W , and the full-load efficiency is $95.53 \%$. As seem from Figure 11, the efficiency of the proposed converter rises first and then reduces as the output power increase. The reason is that for the output power less than 100 W , the converter operates in discontinuous conduction mode (DCM); however, for output power higher than 100 W , the converter operates in CCM. In the DCM, the components' ripple currents are higher compared to the CCM, which leads to lower efficiency in comparison with CCM.

To evaluate analytical loss distribution in the components of the proposed converters, the parasitic elements of the components are considered to calculate the losses of the components, which are described below.

The losses of the switches consist of the conduction loss and switching loss, which are expressed as (50).

Due to the turn-off ZCS conditions, the revere-recovery losses of the diodes are ignored in the loss and only their conduction losses are considered; thus, the diodes losses are expressed as (51).

$$
\begin{align*}
& \left\{\begin{array}{l}
P_{Q_{1}}=P_{Q_{1}, c o n d}+P_{Q_{1}, s w}=R_{D S(o n)} I_{Q_{1 r m s}}^{2}+V_{Q_{1}}^{2} C_{o s s} f_{s w} \\
P_{Q_{2}}=P_{Q_{2}, c o n d}+P_{Q_{2}, s w}=R_{D S(o n)} I_{Q_{2 r m s}}^{2}+V_{Q_{2}}^{2} C_{o s s} f_{s w} \\
P_{Q}=P_{Q_{1}}+P_{Q_{2}}
\end{array}\right.  \tag{50}\\
& \left\{\begin{array}{l}
P_{D_{c 1}}=R_{D_{c 1}} I_{D_{c 1} r m s}^{2}+V_{F_{D_{c 1}}} I_{D_{c l_{\text {luvg }}}} \\
P_{D_{c 2}}=R_{D_{c 2}} I_{D_{c 2} r_{r m s}}^{2}+V_{F_{D_{c 2}}} I_{D_{c 2_{\text {avg }}}} \\
P_{D_{r 1}}=R_{D_{r 1}} I_{D_{r 1_{r m s}}}^{2}+V_{F_{D_{r 1}}} I_{D_{r 1_{\text {avg }}}} \\
P_{D_{r 2}}=R_{D_{r 2}} I_{D_{r 2 r m s}}^{2}+V_{F_{D_{r 2}}} I_{D_{r 2_{\text {avg }}}} \\
P_{D_{o}}=R_{D_{o}} I_{D_{o_{r m s}}^{2}}^{2}+V_{F_{D o}} I_{D_{o_{\text {avg }}}} \\
P_{D}=P_{D_{c 1}}+P_{D_{c 2}}+P_{D_{r 1}}+P_{D_{r 2}}+P_{D_{o}}
\end{array}\right. \tag{51}
\end{align*}
$$

The losses of the capacitors are given by (52).

$$
\left\{\begin{array}{l}
P_{C_{c 1}}=R_{C_{c 1}} I_{C_{c 1 r m s}}^{2}  \tag{52}\\
P_{C_{c 2}}=R_{C_{c 2}} I_{C_{c 2 r m s}}^{2} \\
P_{C_{m 1}}=R_{C_{m 1}} I_{C_{m 1} r_{m s}}^{2} \\
P_{C_{m 2}}=R_{C_{m 2}} I_{C_{m 1}}^{2} \\
P_{C_{o}}=R_{C_{o}} I_{C_{C_{r m s}}}^{2} \\
P_{C}=P_{C_{c 1}}+P_{C_{c 2}}+P_{C_{m 1}}+P_{C_{m 2}}+P_{C_{o}}
\end{array}\right.
$$

The losses of the 2 W CIs and 3 W BIT are extracted by (53), where $P_{\text {core, CII }}, P_{\text {core }}$, ${ }_{\text {CL2 }}, P_{\text {core, BIT }}$ are the core losses of the 2 W CIs and 3 W BIT, which are extracted from the datasheets of the selected magnetic cores.


Figure 12. The analytical loss distribution of the proposed converter at full load.

$$
\left\{\begin{array}{l}
P_{C I 1}=R_{p_{1}} I_{L_{k 1}, r m s}^{2}+R_{s_{1}} I_{L_{k 4}, r m s}^{2}+P_{\text {core }, C I 1}  \tag{53}\\
P_{C I 2}=R_{p_{2}} I_{L_{L_{2}}, r m s}^{2}+R_{s_{2}} I_{L_{k 5}, r m s}^{2}+P_{\text {core }, C I 2} \\
P_{B I T}=R_{p} I_{L_{k 3}, r m s}^{2}+R_{s} I_{L_{k 4}, r m s}^{2}+R_{t} I_{L_{k 5}, r m s}^{2}+P_{\text {core }, B I T} \\
P_{C I s+B I T}=P_{C I 1}+P_{C I 2}+P_{B I T}
\end{array}\right.
$$

The total loss of the proposed converter is given by (54).

$$
\begin{equation*}
P_{L o s s}=P_{Q}+P_{D}+P_{C}+P_{C I s+B I T} \tag{54}
\end{equation*}
$$

Considering (50)-(54), the analytical loss distribution in the components at full load is obtained, which shown in Figure 12; as observed, the largest losses occur in the power switches.

## 7. CONCLUSION

In this paper, an interleaved high step-up DC-DC converter was introduced for renewable energy applications, including the PV and fuel cells. Double 2W CIs and one 3W BIT are combined with the SC VMCs to offer increased design flexibility to adjust the voltage gain. Compared to competitors presented in literature, the proposed converter
yields the highest voltage gain and lowest voltage stresses on the switches with a low number of magnetic cores. Due to the low voltage stresses on the switches, which are provided by the passive diode-capacitor clamps, low-voltage-rated MOSFETs with low ON-state resistances are selected, which contributes to the reduction in conduction losses. Due to the interleaved structure, the input current ripple and current stresses for the components are reduced. The diodes' reverse-recovery problem is suppressed because leakage inductances of the CIs and BIT provide the diodes with turn-off ZCS conditions. The feasibility and performance of the proposed converter were validated through a 200 W experimental setup with a voltage gain of 25 and full-load efficiency of $95.53 \%$. The proposed converter could be utilized for the integration of PV and fuel cells onto a 400 V DC bus in the renewable energy applications.

## REFERENCES

[1] M. L. Alghaythi, R. M. O’Connell, N. E. Islam, M. M. S. Khan and J. M. Guerrero, "A High Step-Up Interleaved DC-DC Converter With Voltage Multiplier and Coupled Inductors for Renewable Energy Systems," in IEEE Access, vol. 8, pp. 123165-123174, 2020.
[2] J. Ai, M. Lin, H. Liu and P. Wheeler, "A Family of High Step-Up DC-DC Converters With Nc Step-Up Cells and M-Source Clamped Circuits," in IEEE Access, vol. 9, pp. 65947-65966, 2021.
[3] S. Hasanpour, Y. P. Siwakoti, A. Mostaan and F. Blaabjerg, "New Semiquadratic High Step-Up DC/DC Converter for Renewable Energy Applications," in IEEE Transactions on Power Electronics, vol. 36, no. 1, pp. 433-446, Jan. 2021.
[4] R. Rahimi, S. Habibi, M. Ferdowsi and P. Shamsi, "Z-Source-Based High Step-Up DC-DC Converters for Photovoltaic Applications," in IEEE Journal of Emerging and Selected Topics in Power Electronics, pp. 1-14, 2021.
[5] R. Rahimi, S. Habibi, M. Ferdowsi and P. Shamsi, "A Three-Winding Coupled Inductor-Based Interleaved High-Voltage Gain DC-DC Converter for Photovoltaic Systems," in IEEE Transactions on Power Electronics, vol. 37, no. 1, pp. 990-1002, 2022.
[6] C. Dong and P. Fang Zheng, "Zero-current-switching multilevel modular switchedcapacitor dc-dc converter," in 2009 IEEE Energy Conversion Congress and Exposition, 2009, pp. 3516-3522.
[7] Y. Jiao, F. L. Luo, and M. Zhu, "Voltage-lift-type switched-inductor cells for enhancing DC-DC boost ability: Principles and integrations in Luo converter," IET Power Electronics, vol. 4, pp. 131-142, 2011.
[8] B. P. R. Baddipadiga, V. A. K. Prabhala, and M. Ferdowsi, "A Family of High-Voltage-Gain DC-DC Converters Based on a Generalized Structure," IEEE Transactions on Power Electronics, vol. 33, pp. 8399-8411, 2018.
[9] W. Li and X. He, "High step-up soft switching interleaved boost converters with cross-winding-coupled inductors and reduced auxiliary switch number," IET Power Electronics, vol. 2, pp. 125-133, 2009.
[10] S. Chen, T. Liang, L. Yang, and J. Chen, "A Cascaded High Step-Up DC-DC Converter With Single Switch for Microsource Applications," IEEE Transactions on Power Electronics, vol. 26, pp. 1146-1153, 2011.
[11] G. G. Kumar, K. Sundaramoorthy, V. Karthikeyan, and E. Babaei, "Switched Capacitor-Inductor Network Based Ultra-Gain DC-DC Converter Using Single Switch," IEEE Transactions on Industrial Electronics, vol. 67, pp. 10274-10283, 2020.
[12] P. Kumar and M. Veerachary, "Z-network Plus Switched-capacitor Boost DC-DC Converters," IEEE Journal of Emerging and Selected Topics in Power Electronics, pp. 1-1, 2019.
[13] D. Yu, J. Yang, R. Xu, Z. Xia, H. H. Iu, and T. Fernando, "A Family of ModuleIntegrated High Step-Up Converters With Dual Coupled Inductors," IEEE Access, vol. 6, pp. 16256-16266, 2018.
[14] A. M. S. S. Andrade, E. Mattos, L. Schuch, H. L. Hey, and M. L. d. S. Martins, "Synthesis and Comparative Analysis of Very High Step-Up DC-DC Converters Adopting Coupled-Inductor and Voltage Multiplier Cells," IEEE Transactions on Power Electronics, vol. 33, pp. 5880-5897, 2018.
[15] Y. Ye, K. W. E. Cheng, and S. Chen, "A High Step-up PWM DC-DC Converter With Coupled-Inductor and Resonant Switched-Capacitor," IEEE Transactions on Power Electronics, vol. 32, pp. 7739-7749, 2017.
[16] W. Li, W. Li, X. Xiang, Y. Hu and X. He, "High Step-Up Interleaved Converter With Built-In Transformer Voltage Multiplier Cells for Sustainable Energy Applications," in IEEE Transactions on Power Electronics, vol. 29, no. 6, pp. 2829-2836, 2014.
[17] G. R. C. Mouli, J. H. Schijffelen, P. Bauer, and M. Zeman, "Design and Comparison of a $10-\mathrm{kW}$ Interleaved Boost Converter for PV Application Using Si and SiC Devices," IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 5, pp. 610-623, 2017.
[18] S. Salehi, N. Zahedi, and E. Babaei, "An interleaved high step-up DC-DC converter with low input current ripple," in 2018 9th Annual Power Electronics, Drives Systems and Technologies Conference (PEDSTC), 2018, pp. 437-442.
[19] V. A. K. Prabhala, P. Fajri, V. S. P. Gouribhatla, B. P. Baddipadiga, and M. Ferdowsi, "A DC-DC Converter With High Voltage Gain and Two Input Boost Stages," IEEE Transactions on Power Electronics, vol. 31, pp. 4206-4215, 2016.
[20] S. Lee, P. Kim, and S. Choi, "High Step-Up Soft-Switched Converters Using Voltage Multiplier Cells," IEEE Transactions on Power Electronics, vol. 28, pp. 3379-3387, 2013.
[21] C. Young, M. Chen, T. Chang, C. Ko, and K. Jen, "Cascade Cockcroft-Walton Voltage Multiplier Applied to Transformerless High Step-Up DC-DC Converter," IEEE Transactions on Industrial Electronics, vol. 60, pp. 523-537, 2013.
[22] K. I. Hwu and Y. T. Yau, "High Step-Up Converter Based on Coupling Inductor and Bootstrap Capacitors With Active Clamping," IEEE Transactions on Power Electronics, vol. 29, pp. 2655-2660, 2014.
[23] Y. Zhao, W. Li, and X. He, "Single-Phase Improved Active Clamp Coupled-Inductor-Based Converter With Extended Voltage Doubler Cell," IEEE Transactions on Power Electronics, vol. 27, pp. 2869-2878, 2012.
[24] T. Liu, M. Lin, and J. Ai, "High Step-Up Interleaved DC-DC Converter with Asymmetric Voltage Multiplier Cell and Coupled Inductor," IEEE Journal of Emerging and Selected Topics in Power Electronics, pp. 1-1, 2019.
[25] Y. Zheng, W. Xie, and K. M. Smedley, "Interleaved High Step-Up Converter With Coupled Inductors," IEEE Transactions on Power Electronics, vol. 34, pp. 64786488, 2019.
[26] K. Tseng, C. Huang, and W. Shih, "A High Step-Up Converter With a Voltage Multiplier Module for a Photovoltaic System," IEEE Transactions on Power Electronics, vol. 28, pp. 3047-3057, 2013.
[27] K. Tseng and C. Huang, "High Step-Up High-Efficiency Interleaved Converter With Voltage Multiplier Module for Renewable Energy System," IEEE Transactions on Industrial Electronics, vol. 61, pp. 1311-1319, 2014.
[28] X. Hu, G. Dai, L. Wang, and C. Gong, "A Three-State Switching Boost Converter Mixed With Magnetic Coupling and Voltage Multiplier Techniques for High Gain Conversion," IEEE Transactions on Power Electronics, vol. 31, pp. 2991-3001, 2016.
[29] M. Forouzesh, Y. Shen, K. Yari, Y. P. Siwakoti, and F. Blaabjerg, "High-Efficiency High Step-Up DC-DC Converter With Dual Coupled Inductors for Grid-Connected Photovoltaic Systems," IEEE Transactions on Power Electronics, vol. 33, pp. 59675982, 2018.
[30] W. Li and X. He, "An Interleaved Winding-Coupled Boost Converter With Passive Lossless Clamp Circuits," IEEE Transactions on Power Electronics, vol. 22, pp. 1499-1507, 2007.
[31] K. Tseng, J. Chen, J. Lin, C. Huang, and T. Yen, "High Step-Up Interleaved ForwardFlyback Boost Converter With Three-Winding Coupled Inductors," IEEE Transactions on Power Electronics, vol. 30, pp. 4696-4703, 2015.
[32] L. He and Y. Liao, "An Advanced Current-Autobalance High Step-Up Converter With a Multicoupled Inductor and Voltage Multiplier for a Renewable Power Generation System," IEEE Transactions on Power Electronics, vol. 31, pp. 69927005, 2016.
[33] W. Li, Y. Zhao, J. Wu, and X. He, "Interleaved High Step-Up Converter With Winding-Cross-Coupled Inductors and Voltage Multiplier Cells," IEEE Transactions on Power Electronics, vol. 27, pp. 133-143, 2012.
[34] W. Li, W. Li, X. He, D. Xu, and B. Wu, "General Derivation Law of Nonisolated High-Step-Up Interleaved Converters With Built-In Transformer," IEEE Transactions on Industrial Electronics, vol. 59, pp. 1650-1661, 2012.
[35] W. Li, X. Xiang, C. Li, W. Li, and X. He, "Interleaved High Step-Up ZVT Converter With Built-In Transformer Voltage Doubler Cell for Distributed PV Generation System," IEEE Transactions on Power Electronics, vol. 28, pp. 300-313, 2013.
[36] T. Nouri, N. Vosoughi, S. H. Hosseini, E. Babaei, and M. Sabahi, "An Interleaved High Step-Up Converter With Coupled Inductor and Built-In Transformer Voltage Multiplier Cell Techniques," IEEE Transactions on Industrial Electronics, vol. 66, pp. 1894-1905, 2019.
[37] T. Nouri, N. Nouri, and N. Vosoughi, "A Novel High Step-Up High Efficiency Interleaved DC-DC Converter With Coupled Inductor and Built-In Transformer for Renewable Energy Systems," IEEE Transactions on Industrial Electronics, vol. 67, pp. 6505-6516, 2020.

# V. AN INTERLEAVED QUADRATIC HIGH STEP-UP DC-DC CONVERTER WITH COUPLED INDUCTOR 

Ramin Rahimi, Student Member, IEEE, Saeed Habibi, Student Member, IEEE, Mehdi Ferdowsi, Member, IEEE, and Pourya Shamsi, Senior Member, IEEE


#### Abstract

A new high step-up DC-DC converter for renewable energy applications is proposed in this paper. Employing an interleaved quadratic structure, two two-winding coupled inductors (CIs), and voltage multiplier cells (VMCs), the proposed converter can provide high-voltage gains, continuous input current with low ripple, reduced voltage stresses on semiconductors, common ground between input and output sides, and low numbers of components. In addition, diode-capacitor lossless clamp circuits are utilized to limit the voltage stresses of the power switches and further extend the voltage gain. The operating and steady-state analyses, design considerations, and a comparison with other previously published high step-up converters are presented. Lastly, experimental results of a 400 W prototype with 400 V output voltage are illustrated to verify the theoretical analysis and the functionality of the proposed converter.


Keywords: Interleaved DC-DC converter, quadratic DC-DC converter, high step-up, renewable energy, photovoltaic (PV), fuel cell (FC), coupled inductor (CI), voltage multiplier cell (VMC).

## 1. INTRODUCTION

In recent decades, renewable energy sources (RESs), such as solar photovoltaic (PV) panel and fuel cell (FC), were the focal points for electricity production because they do not deplete finite fossil fuel resources and are non-polluting. However, the RESs generate a low voltage ranging from 12 to 48 V [1]; thus, they require a high step-up DCDC converter, which provides high-voltage gains [2, 3]. Figure 1 shows how a high stepup DC-DC converter interfaces a low-voltage RES to a high-voltage DC bus (200-800 V) in a DC micro-grid. Boosting the output voltage of RESs to the voltage of DC bus can be a challenge because at high-voltage gains, conventional boost converter suffers from extreme duty cycle, high voltage stresses on the switches, and diode reverse-recovery problems[3, 4]. Thus, the development of high step-up DC-DC converters to provide high output voltages from the low voltage of RESs is an essential step toward the integration of RESs into DC micro-grids. To this point, literature presented techniques to derive high step-up topologies [5].

In general, high step-up converters are based on classical DC-DC topologies in which voltage-boosting techniques are applied to increase the voltage gain under low or medium duty cycles, reduce the voltage and current stresses on components, and achieve high efficiency [6]. Voltage-boosting techniques are based on voltage multiplier cell (VMC)—including switched inductor (SL) and switched capacitor (SC)—multilevel, cascade, quadratic, interleaved structures, coupled inductor (CI), and built-in transformer (BIT), in addition to combinations of the aforementioned. The SC technique was applied to converters in [7-9] -the main drawback of these converters was that they suffered from


Figure 1. High step-up DC-DC converter in a DC micro-grid.
high surge current in the capacitors and increased conduction losses. The SL technique was adopted to obtain high-voltage gain in converters proposed in [10, 11]. The converters in [12-14] combined the interleaved and BIT techniques to further increase the voltage gain. For converters in [15-18], the voltage gain had quadratic dependency on the duty cycle, resulting in large gains. The CI technique was integrated with the quadratic converters in [19-23]. Using either CI or BIT, there were two degrees of freedom to adjust the voltage gains: one is the duty cycle of the power switch; another is the turn-ratio of the CI or BIT. Accordingly, the design of such converters is more flexible. Additionally, in the converters adopting the CI or BIT, a clamped circuit is required to dissipate the energy of the leakage inductance. Furthermore, the leakage inductance energy is effectively recycled to further extend the voltage gain in the high step-up converters. A clamped circuit can be either active or passive; in comparison with an active clamped circuit, the passive clamped circuit is lossless and simple without impacting the control system. Thereby, the passive lossless clamped circuit was widely employed in the high step-up converters, with either BIT or CI , to recycle the energy stored in the leakage inductance [23]. The combination of CI and interleaved techniques were adopted in the high step-up converters in [24-31]. Thanks to the interleaved structure, the input current ripple was reduced, which helped to increase the
lifetime of RESs. In addition, an interleaved structure is useful for high-power applications because the current stresses on the components are decreased significantly compared to the non-interleaved topologies. Converters in [32-34] had interleaved structure with quadratic voltage gain, while the converter proposed in [35] combined the CI, interleaved, and quadratic techniques to extend the voltage gain significantly. To summarize, all high stepup converters have VMCs composed of capacitors and diodes, along with other voltage boosting techniques.

In this paper, a new DC-DC converter is proposed to boost the voltage of the RESs. The proposed converter incorporates the interleaved, quadratic, CI, and VMC techniques to reach a high voltage gain with low voltage stresses on the semiconductor devices; thus, switches with low voltage-rating and low ON-state resistance, which reduce the conduction losses and costs, are selected. The voltage gain of the proposed converter depends on the duty cycle and turns-ratio of CI , which helps to avoid operating at extreme duty cycle to achieve a high voltage gain; the two degrees of freedom-duty cycle and turns-ratiomake the converter design more flexible. Lossless clamped circuits are used to absorb the energy of the CIs' leakage inductances, limit the voltage stress on the power switches, and further extend the voltage gain. In addition, the proposed converter has continuous input current with low ripple and low current stresses on the switches and CIs due to the use of interleaved structure, and the proposed converter has a simple structure with a common ground between the input source and output load and a low number of components. The low input current ripple of the proposed converter prolongs the lifetime of the input RES.

This paper is organized as follows: the circuit configuration of the proposed converter and its operating analysis are presented in Section 2. The steady-state circuit
performance analysis is illustrated in Section 3. The design guidelines of the proposed converter are explained in Section 4. A comprehensive comparison with other similar topologies is given in Section 5. Experimental verification of the proposed converter is outlined in Section 6, and finally, the study is concluded in Section 7.

## 2. CONFIGURATION AND OPERATING ANALYSIS OF THE PROPOSED CONVERTER

### 2.1. CONFIGURATION OF THE PROPOSED CONVERTER

Figure 2 shows the configuration of the proposed converter and its equivalent circuit. Switches $Q_{1}$ and $Q_{2}$ are commanded in an interleaved manner with the phase shift of $180^{\circ}$; that is, the proposed converter has a two-phase interleaved structure. There is a CI in each phase. The CIs have primary turns of $N_{p 1}$ and $N_{p 2}$ and secondary turns of $N_{s 1}$ and $N_{s 2}$. Each CI is modeled with an ideal transformer, a magnetizing inductance placed in the primary side, and leakage inductances placed on the primary and secondary sides. The coupling references of the CIs are represented by "•" and "*". Parameters $L_{m 1}$ and $L_{m 2}$ denote the magnetizing inductances for the couple inductors; $L_{k 1}$ and $L_{k 2}$ represent the primary leakage inductances; $L_{k 3}$ denotes the summation leakage inductance of two CIs in the secondary sides. The secondary windings of the CIs are connected in series with the leakage inductance $L_{k 3}$ and an intermediate energy storage capacitor $C_{m}$ to extend the voltage gain of the proposed converter. The diode-capacitor pairs ( $D_{c 1}, C_{c 1}$ ) and ( $D_{c 2}, C_{c 2}$ ) provide the clamp circuits for the power switches to recycle the leakage energy caused by the leakage inductances. Diode $D_{r}$ is the regenerative diode; the output diode and capacitor


Figure 2. Proposed converter and its equivalent circuit: (a) proposed converter, (b) equivalent circuit.
are $D_{o}$ and $C_{o}$, respectively; $V_{i n}$ and $V_{o}$ are the input and output voltages, respectively; R is the load; $N_{1}=N_{s 1} / N_{p 1}$ and $N_{2}=N_{s 2} / N_{p 2}$ are the turns-ratios of the CIs.

### 2.2. OPERATING ANALYSIS OF THE PROPOSED CONVERTER

Two gate signals with the same frequencies $f_{s w}$ and the same duty cycles $D$ are applied to the power switches, where there is a phase shift of $180^{\circ}$ between the gate signals. Using the steady-state analysis, 7 operation stages exist during one switching period $T$. Figure 3 illustrates the key current waveforms of the proposed converter. The equivalent circuits for the different operation stages are shown in Figure 4, which are:

Stage $1\left[t_{0} \sim t_{1}\right]$ : During this stage, both switches $Q_{1}$ and $Q_{2}$ and output diode $D_{o}$ are in ON state; other diodes are reverse-biased; both CIs are energized, and their secondary windings and intermediate capacitor Cm release the energy to output capacitor $C_{o}$ and load $R$. The key circuit relationships of this stage are as (1). The current of $D_{o}$ decreases during this stage. Ignoring the current ripples of magnetizing inductances of the CIs, the output diode's current variation rate ( $\mathrm{d} i_{D o} / \mathrm{dt}$ ) is obtained; as obvious, the output diode's currentfalling rate is controlled by the leakage inductances.

$$
\left\{\begin{array}{l}
V_{L_{m 1}}+V_{L_{k 1}}=V_{i n}+V_{C_{c 2}}  \tag{1}\\
V_{L_{m 2}}+V_{L_{k 2}}=V_{i n} \\
-N_{1} V_{L_{m 1}}+N_{2} V_{L_{m 2}}-V_{L_{k 3}}=V_{o}+V_{C_{c 2}}-V_{C_{m}} \\
i_{L_{k 1}}(t)=i_{L_{m 1}}(t)+i_{p 1}(t)=i_{L_{m 1}}(t)-N_{1} i_{D_{o}}(t) \\
i_{L_{k 2}}(t)=i_{L_{m 2}}(t)+i_{p 2}(t)=i_{L_{m 2}}(t)+N_{2} i_{D_{o}}(t) \\
i_{L_{k 3}}(t)=i_{D_{o}}(t) \\
V_{L_{k j}}=L_{k j} \frac{d i_{L j}}{d t}(\text { for } j=1,2,3) \\
\frac{d i_{D_{o}}(t)}{d t}=-\frac{V_{o}+\left(N_{1}-N_{2}\right) V_{i n}+\left(N_{1}-1\right) V_{C_{c 2}}-V_{C_{m}}}{N_{1}^{2} L_{k 1}+N_{2}^{2} L_{k 2}+L_{k 3}}
\end{array}\right.
$$

Stage $2\left[t_{1} \sim t_{2}\right]$ : At $t=t_{1}$, regenerative diode $\mathrm{D}_{\mathrm{r}}$ turns on and output diode $D_{o}$ turns off; both switches $Q_{1}$ and $Q_{2}$ remain in ON states, resulting in linear increases of the current for magnetizing inductances $L_{m 1}$ and $L_{m 2}$; capacitor $C_{m}$ begins to charge, and the primary winding's current direction is reversed for both CIs; the energy to the load is provided by output capacitor $\mathrm{C}_{\mathrm{o}}$. For this stage, the key relationships as (2).

Stage $3\left[t_{2} \sim t_{3}\right]$ : At $t=t_{2}$, switch $Q_{2}$ turns off and clamp diode $D_{c 2}$ is forward-biased; accordingly, the voltage across switch $Q_{2}$ is clamped to the $V_{C c 2}$. The relationships for this stage are as (3).


Figure 3. Key waveforms of the proposed converter.

$$
\left\{\begin{array}{l}
V_{L_{m 1}}+V_{L_{k 1}}=V_{i n}+V_{C_{c 2}}  \tag{2}\\
V_{L_{m 2}}+V_{L_{k 2}}=V_{i n} \\
N_{1} V_{L_{m 1}}-N_{2} V_{L_{m 2}}+V_{L_{k 3}}=V_{C_{m}}-V_{C_{c 1}} \\
i_{L_{k 1}}(t)=i_{L_{m 1}}(t)+i_{p 1}(t)=i_{L_{m 1}}(t)+N_{1} i_{D_{r}}(t) \\
i_{L_{k 2}}(t)=i_{L_{m 2}}(t)+i_{p 2}(t)=i_{L_{m 2}}(t)-N_{2} i_{D_{r}}(t) \\
i_{L_{k 3}}(t)=-i_{D_{r}}(t)
\end{array}\right.
$$

Stage $4\left[t_{3} \sim t_{4}\right]$ : At the beginning of this operation stage, switch $Q_{2}$ turns on and clamp diode $D_{c 2}$ turns off, resulting in the relationships as (4).


Figure 4. Operation stages in one switching period: (a) Stage 1 [ $\left.t_{0}-t_{1}\right]$; (b) Stage $2\left[t_{1}-\right.$ $\left.t_{2}\right]$; (c) Stage 3 [ $\left.t_{2}-t_{3}\right]$; (d) Stage $4\left[t_{3}-t_{4}\right]$; (e) Stage $5\left[t_{4}-t_{5}\right]$; (f) Stage $6\left[t_{5}-t_{6}\right]$; (g) Stage 7 [ $\left.t_{6}-t_{7}\right]$.

Stage 5 [ $\left.t_{4} \sim t_{5}\right]$ : This stage begins when switch $Q_{1}$ turns off clamp diode $D_{c 1}$ turns on at $t=t_{4}$; thus, the voltage of switch $Q_{1}$ is clamped to $V_{C c 1}$. The current of $D_{r}$ starts to decrease linearly in this stage, and the relationships are yielded as (5).

Stage $6\left[t_{5} \sim t_{6}\right]$ : At $t=t_{5}$, the regenerative diode $D_{r}$ turns off; simultaneously, output diode $D_{o}$ turns on and its current increases linearly, while the current of clamp diode $D_{c 1}$
decreases linearly. The power of the load and output capacitor $C_{o}$ is provided by the input source through the secondary windings of the CIs and intermediate capacitor $C_{m}$. The relationships of this stages are as (6).

$$
\begin{align*}
& \left\{\begin{array}{l}
V_{L_{m 1}}+V_{L_{k 1}}=V_{i n} \\
V_{L_{m 2}}+V_{L_{k 2}}=V_{i n}-V_{C_{c 2}} \\
N_{1} V_{L_{m 1}}-N_{2} V_{L_{m 2}}+V_{L_{k 3}}=V_{C_{m}}-V_{C_{c 1}} \\
i_{L_{k 1}}(t)=i_{L_{m 1}}(t)+i_{p 1}(t)=i_{L_{m 1}}(t)+N_{1} i_{D_{r}}(t) \\
i_{L_{k 2}}(t)=i_{L_{m 2}}(t)+i_{p 2}(t)=i_{L_{m 2}}(t)-N_{2} i_{D_{r}}(t) \\
i_{L_{k 3}}(t)=-i_{D_{r}}(t) \\
i_{D_{c 2}}(t)=i_{L_{L 1}}(t)+i_{L_{k 2}}(t)-i_{L_{k 3}}(t)-i_{D_{r}}(t) \\
\quad=i_{L_{m 1}}(t)+i_{L_{m 2}}(t)+\left(N_{1}-N_{2}\right) i_{D_{r}}(t)
\end{array}\right.  \tag{3}\\
& \left\{\begin{array}{l}
V_{L_{m 1}}+V_{L_{k 1}}=V_{i n} \\
V_{L_{m 2}}+V_{L_{k 2}}=V_{i n}-V_{C_{c 2}} \\
N_{1} V_{L_{m 1}}-N_{2} V_{L_{m 2}}+V_{L_{k 3}}=V_{C_{m}}-V_{C_{c 1}} \\
i_{L_{k 1}}(t)=i_{L_{m 1}}(t)+i_{p 1}(t)=i_{L_{m 1}}(t)+N_{1} i_{D_{r}}(t) \\
i_{L_{k 2}}(t)=i_{L_{m 2}}(t)+i_{p 2}(t)=i_{L_{m 2}}(t)-N_{2} i_{D_{r}}(t) \\
i_{L_{k 3}}(t)=-i_{D_{r}}(t) \\
i_{D_{c 2}}(t)=i_{L_{k 1}}(t)+i_{L_{k 2}}(t)-i_{L_{k 3}}(t)-i_{D_{r}}(t) \\
\quad=i_{L_{m 1}}(t)+i_{L_{m 2}}(t)+\left(N_{1}-N_{2}\right) i_{D_{r}}(t)
\end{array}\right.  \tag{4}\\
& \left\{\begin{array}{l}
V_{L_{m 1}}+V_{L_{k 1}}=V_{i n}+V_{C_{c 2}}-V_{C_{c 1}} \\
V_{L_{m 2}}+V_{L_{k 2}}=V_{i n} \\
N_{1} V_{L_{m 1}}-N_{2} V_{L_{m 2}}+V_{L_{k 3}}=V_{C_{m}} \\
i_{L_{k 1}}(t)=i_{L_{m 1}}(t)+i_{p 1}(t)=i_{L_{m 1}}(t)+N_{1} i_{D_{r}}(t) \\
i_{L_{k 2}}(t)=i_{L_{m 2}}(t)+i_{p 2}(t)=i_{L_{m 2}}(t)-N_{2} i_{D_{r}}(t) \\
i_{L_{L_{3}}}(t)=-i_{D_{r}}(t) \\
i_{D_{c 1}}(t)=i_{L_{k 1}}(t)-i_{L_{k 3}}(t)=i_{L_{m 1}}(t)+\left(N_{1}+1\right) i_{D_{r}}(t)
\end{array}\right. \tag{5}
\end{align*}
$$

Stage $7\left[t_{6} \sim t_{7}\right]:$ At $\mathrm{t}=\mathrm{t}_{6}$, the current through clamp diode $D_{c 1}$ decreases to zero, and it turns off. The current of output diode $D_{o}$ starts to decrease, and its decreasing rate is
controlled by the leakage inductances. Like previous stage, the input energy is continuously transferred to output capacitor $C_{o}$ and the load $R$. The relationships of this stage are as (7).

$$
\begin{align*}
& \left\{\begin{array}{l}
V_{L_{m 1}}+V_{L_{k 1}}=V_{i n}+V_{C_{c 2}}-V_{C_{c 1}} \\
V_{L_{m 2}}+V_{L_{k 2}}=V_{i n} \\
-N_{1} V_{L_{m 1}}+N_{2} V_{L_{m 2}}-V_{L_{k 3}}=V_{o}+V_{C_{c 2}}-V_{C_{m}}-V_{C_{c 1}} \\
i_{L_{k 1}}(t)=i_{L_{m 1}}(t)+i_{p 1}(t)=i_{L_{m 1}}(t)-N_{1} i_{D_{o}}(t) \\
i_{L_{k 2}}(t)=i_{L_{m 2}}(t)+i_{p 2}(t)=i_{L_{m 2}}(t)+N_{2} i_{D_{o}}(t) \\
i_{L_{k 3}}(t)=i_{D_{o}}(t) \\
i_{D_{c 1}}(t)=i_{L_{k 1}}(t)-i_{L_{k 3}}(t)=i_{L_{m 1}}(t)-\left(N_{1}+1\right) i_{D_{o}}(t)
\end{array}\right.  \tag{6}\\
& \left\{\begin{array}{l}
V_{L_{m 1}}+V_{L_{k 1}}=V_{i n}+V_{C_{c 2}}-V_{C_{c 1}} \\
V_{L_{m 2}}+V_{L_{k 2}}=V_{i n} \\
-\left(N_{1}+1\right) V_{L_{m 1}}+N_{2} V_{L_{m 2}}-V_{L_{k 1}}-V_{L_{k 3}}=V_{o}-V_{i n}-V_{C_{m}} \\
i_{L_{k 1}}(t)=i_{L_{k 3}}(t)=i_{D_{o}}(t) ; i_{L_{m 1}}(t)=\left(N_{1}+1\right) i_{D_{o}}(t) \\
i_{L_{k 2}}(t)=i_{L_{m 2}}(t)+i_{p 2}(t)=i_{L_{m 2}}(t)+N_{2} i_{D_{o}}(t)
\end{array}\right. \tag{7}
\end{align*}
$$

## 3. STEADY-STATE CIRCUIT PERFORMANCE ANALYSIS OF THE PROPOSED CONVERTER

To simplify the steady-state analysis of the proposed converter, the following assumptions are made:

1. The equivalent series resistance (ESR) of all passive components is neglected.
2. The voltages of all capacitors are constant throughout the whole switching period because they are assumed to be large enough.
3. The voltage drops and internal resistances of all semiconductor devices are ignored.
4. The turns-ratios of both the CIs are equal to $N$; that is $N_{1}=N_{2}=N$.
5. Stages 1 and 5 are neglected because they are transitional modes with very short times.
6. The converter operates in continuous conduction mode (CCM).

### 3.1. VOLTAGE GAIN DERIVATION

By ignoring the voltage drops on the leakage inductances and applying the voltsecond balance principle to the magnetizing inductances $L_{m 1}$ and $L_{m 2}$, the voltages across capacitors $C_{c 1}$ and $C_{c 2}$ are:

$$
\left\{\begin{array}{l}
V_{C_{c 1}}=\frac{1}{(1-D)^{2}} V_{i n}  \tag{8}\\
V_{C_{c 2}}=\frac{1}{1-D} V_{i n}
\end{array}\right.
$$

Having the voltages of the clamp capacitors, from Stage 2, the voltage of $\mathrm{C}_{\mathrm{m}}$ is given by:

$$
\begin{equation*}
V_{C_{m}}=V_{C_{c 1}}+N V_{C_{c 2}}=\frac{(1-D) N+1}{(1-D)^{2}} V_{i n} \tag{9}
\end{equation*}
$$

From Stage 6, the voltage of $C_{o}$ and the voltage gain (M) of the converter can be given by:

$$
\left\{\begin{array}{l}
V_{C_{o}}=V_{o}=V_{C_{m}}+(N+1)\left(V_{C_{c 1}}-V_{C_{c 2}}\right)=\frac{1+N+D}{(1-D)^{2}} V_{i n}  \tag{10}\\
M=\frac{V_{o}}{V_{i n}}=\frac{1+N+D}{(1-D)^{2}}
\end{array}\right.
$$

Figure 5 shows the plot of the voltage gain of the proposed converter. It is clear that when either duty cycle or turns-ratio increases, the voltage gain increases. Additionally, the voltage gain has a quadratic dependency on the duty cycle, providing a large gain.


Figure 5. The voltage gain of the proposed converter versus turns-ratio $N$ and duty cycle $D$.

In what follows, considering the leakage inductances of CIs, the voltage gain is obtained.

Neglecting transitional Stage 5 and considering Stage 6, the following voltage relationship is obtained:

$$
\begin{equation*}
V_{o}=(1+N) V_{C_{c 1}}-(1+N) V_{C_{c 2}}+V_{C_{m}}+N V_{L_{k 1}}-N V_{L_{k 2}}-V_{L_{k 3}} \tag{11}
\end{equation*}
$$

Ignoring the current ripples of the CIs' magnetizing inductances and voltage ripples of capacitors, (12) can be written, where $k T$ is the time duration of Stage 6 . Substituting (8), (9), and (12) in (11), in the presence of leakage inductances, the voltage gain is derived as in (13).

It is observed that the leakage inductances of the circuit lead to a slight decrease in the voltage gain; thus, the higher the leakage inductances, the lower the voltage gain.

$$
\begin{align*}
& \left\{\begin{aligned}
\Delta i_{D_{o}} & =I_{D_{o-\max }}=\frac{(N+2) I_{o}}{(N+1)(1-D)}=\frac{(N+2) V_{o}}{(N+1)(1-D) R} \\
V_{L_{k 1}} & =L_{k 1} \frac{d i_{L_{k 1}}}{d t}=L_{k 1} \frac{d\left(i_{L m}-N i_{D_{o}}\right)}{d t}=-N L_{k 1} \frac{\Delta i_{D_{o}}}{\Delta t} \\
& =-N L_{k 1} \frac{I_{D_{o}, \text { max }}}{k T}=-\frac{N(N+2) f_{s w} L_{k 1} V_{o}}{k(N+1)(1-D) R} \\
V_{L_{k 2}} & =L_{k 2} \frac{d i_{L_{k 2}}}{d t}=L_{k 2} \frac{d\left(i_{L m}+N i_{D_{o}}\right)}{d t}=N L_{k 2} \frac{\Delta i_{D_{o}}}{\Delta t} \\
& =N L_{k 2} \frac{I_{D_{o}, \text { max }}}{k T}=\frac{N(N+2) f_{s w} L_{k 2} V_{o}}{k(N+1)(1-D) R} \\
V_{L_{k 3}} & =L_{k 3} \frac{d i_{L_{k 3}}}{d t}=L_{k 3} \frac{d i_{D_{o}}}{d t}=L_{k 3} \frac{\Delta i_{D_{o}}}{\Delta t} \\
& =L_{k 3} \frac{I_{D_{o}, \max }}{k T}=\frac{(N+2) f_{s w} L_{k 3} V_{o}}{k(N+1)(1-D) R} \\
M=\frac{V_{o}}{V_{i n}}= & \frac{(1-D)^{2}+\frac{f_{s w}(N+2)(1-D)\left(N^{2}\left(L_{k 1}+L_{k 2}\right)+L_{k 3}\right)}{k(N+1) R}}{}
\end{aligned}\right.
\end{align*}
$$

### 3.2. VOLTAGE STRESS ON SEMICONDUCTOR DEVICES

The maximum voltage stresses of the semiconductor devices are obtained from

$$
\left\{\begin{array}{l}
V_{Q_{1}}=V_{D_{c 1}}=V_{C_{c 1}}=\frac{1}{(1-D)^{2}} V_{i n}=\frac{1}{1+N+D} V_{o}  \tag{14}\\
V_{Q_{2}}=V_{D_{c 2}}=V_{C_{c 2}}=\frac{1}{1-D} V_{i n}=\frac{1-D}{1+N+D} V_{o} \\
V_{D_{r}}=V_{D_{o}}=V_{o}+V_{C_{c 2}}-V_{C_{c 1}}=\frac{1+N}{(1-D)^{2}} V_{i n}=\frac{1+N}{1+N+D} V
\end{array}\right.
$$

Figure 6 shows the normalized voltage stresses of the semiconductor devices for the sample duty cycle of 0.65 ; the voltages are normalized to the output voltage. It is observed that as $N$ increases, the voltage stresses on the switches and clamp diodes decrease


Figure 6. The normalized voltage stresses of switches and diodes versus turns-ratio $N$ for $D=0.65$.
and voltage stresses on the regenerative and output diodes increase, but they are always lower than the output voltage.

### 3.3. CURRENT STRESS OF SEMICONDUCTOR DEVICES

By applying the amp-second balance principle to the capacitors, the average currents of the capacitors for the main operating Stages $2,3,4,6$, and 7 are obtained. It is worth noting that the average currents of the capacitors for the entire switching cycle are zero; however, for an individual stage, they may not be zero. Then, using the average currents of the capacitors for stages, the average currents of the CIs' magnetizing inductances as well as the maximum currents of the semiconductors are extracted. It must be noted that the equivalent average currents of the semiconductors during their ON states (not entire switching period) are considered as the maximum current stresses of the semiconductors in this paper. The current relationships are as:

$$
\begin{align*}
& \left\{\begin{array}{l}
I_{L m 1}=\frac{2+N}{1-D} I_{o} \\
I_{L m 2}=\frac{(3+N) D-1}{(1-D)^{2}} I_{o}
\end{array}\right.  \tag{15}\\
& \left\{\begin{array}{l}
I_{D_{c 1} 1_{\text {avg }}}=I_{D_{r_{-} \text {avg }}}=I_{D_{c o-\text { avg }}}=I_{o} ; \quad I_{D_{c 2_{2} \text { avg }}}=\frac{1+N+D}{1-D} I_{o} \\
I_{Q 1_{\_} \text {avg }}=I_{L m 1}=\frac{2+N}{1-D} I_{o} ; \quad I_{Q 2^{2} \text { avg }}=I_{L m 2}=\frac{(3+N) D-1}{(1-D)^{2}} I_{o}
\end{array}\right.  \tag{16}\\
& \left\{\begin{array}{l}
I_{D_{c 1-\max }}=\frac{1}{k} I_{o} ; \quad I_{D_{c 2-\max }}=\frac{1+N+D}{(1-D)^{2}} I_{o} \\
I_{D_{r-\max }}=\frac{2 N}{(1+N)(1-D)} I_{o} \\
I_{D_{o-\max }}=\frac{2+N}{(1+N)(1-D)} I_{o} \\
I_{Q 1_{-} \max }=\frac{2+3 N}{1-D} I_{o} ; I_{Q 2_{2} \max }=\frac{1+N+D}{(1-D)^{2}} I_{o}
\end{array}\right. \tag{17}
\end{align*}
$$

The root-mean-squared (RMS) current stresses of the switches are as (18).

$$
\left\{\begin{array}{l}
I_{Q 1_{-} R M S}=\frac{N+1}{(1-D) \sqrt{D}} I_{o}  \tag{18}\\
I_{Q 2_{-} R M S}=\frac{(3+N) D-1}{(1-D)^{2} \sqrt{D}} I_{o}
\end{array}\right.
$$

## 4. DESIGN CONSIDERATIONS

### 4.1. COUPLED INDUCTOR DESIGN

If the required voltage gain and the duty cycle are provided, the turns-ratio of the CIs is:

$$
\begin{equation*}
N=M(1-D)^{2}-(1+D) \tag{19}
\end{equation*}
$$

Assuming the maximum current ripple of $x \%$, the magnetizing inductances are determined. Considering Stages 6 and 7 in which switch $Q_{1}$ is in OFF state and the current of the magnetizing inductance $L_{m 1}$ is falling from the maximum to the minimum value, $L_{m 1}$ is obtained by using:

$$
\left\{\begin{array}{l}
\Delta i_{L m 1 \_\max }=x \% I_{L m 1}  \tag{20}\\
I_{L m 1}=\frac{2+N}{1-D} I_{o} \\
V_{L m 1}=V_{i n}+V_{C_{c 2}}-V_{C_{c 1}}=\frac{(1-D)(2-D)-1}{(1-D)^{2}} V_{i n} \\
L_{m 1} \geq \frac{\left|V_{L m 1}\right|(1-D)}{f_{s w} \Delta i_{L m 1 \_\max }}=\frac{(1-(1-D)(2-D)) V_{i n}}{(2+N) x \% I_{o} f_{s w}}
\end{array}\right.
$$

For the design of magnetizing inductance $L_{m 2}$, Stage 2 is considered and $L_{m 2}$ is calculated as:

$$
\left\{\begin{array}{l}
\Delta i_{L m 2 \_\max }=x \% I_{L m 2}  \tag{21}\\
I_{L m 2}=\frac{(3+N) D-1}{(1-D)^{2}} I_{o} \\
V_{L m 2}=V_{i n}-V_{C_{c 2}}=\frac{-D}{1-D} V_{i n} \\
L_{m 2} \geq \frac{\left|V_{L m 2}\right|(1-D)}{f_{s w} \Delta i_{L m 2_{2} \max }}=\frac{D(1-D)^{2} V_{i n}}{((3+N) D-1) x \% I_{o} f_{s w}}
\end{array}\right.
$$

As for the leakage inductance of the CIs, it must not be too large because it decreases the voltage gain of the converter.

### 4.2. CAPACITORS DESIGN

The rated voltages of the capacitors were determined from (8)-(10). By applying the amp-balance law to the capacitors, their average currents could be determined for all the operation stages. For Stage 3, the average currents of the capacitors are given by (22).

Then, by considering the maximum voltage ripple of $y \%$, the capacitances can be calculated from (23).

$$
\begin{gather*}
\left\{\begin{array}{l}
I_{C_{c 1}}=-\frac{N}{(N+1)(1-D)} I_{o} \\
I_{C_{c 2}}=\frac{\left(N^{2}+5 N+3\right) D-(2 N+1)}{(N+1)(1-D)^{2}} I_{o} \\
I_{C_{m}}=\frac{N}{(N+1)(1-D)} I_{o} \\
I_{C_{o}}=-I_{o}
\end{array}\right.  \tag{22}\\
\left\{\begin{array}{l}
C_{c 2} \geq \frac{(1-D)\left|I_{C_{c 1}}\right|}{y \% V_{C_{c 1}} f_{s w}}=\frac{N(1+N+D)}{y \%(N+1) f_{s w} R} \\
C_{c} \geq \frac{(1-D) I_{C_{c 2}}}{y \% V_{C_{c 2}} f_{s w}}=\frac{(1+N+D)\left(\left(N^{2}+5 N+3\right) D-(2 N+1)\right)}{y \%(N+1)(1-D)^{2} f_{s w} R} \\
C_{m} \geq \frac{(1-D) I_{C_{m}}}{y \% V_{C_{m}} f_{s w}}=\frac{N(1+N+D)}{y \%(N+1)(2+(1-D) N) f_{s w} R} \\
C_{o} \geq \frac{(1-D)\left|I_{C_{o}}\right|}{y \% V_{C_{o}} f_{s w}}=\frac{1-D}{y \% f_{s w} R}
\end{array}\right.
\end{gather*}
$$

### 4.3. SEMICONDUCTORS SELECTION

From (14) and (16)-(18), the voltage and current stresses of semiconductors were calculated, which provided an estimation for the voltage and current ratings of the switches and diodes. To consider the effect of the parasitic elements and to make sure that the semiconductors always operate within the safe operating area, the voltage and current ratings of the selected semiconductors must be higher than the calculated values.

## 5. CIRCUIT PERFORMANCE COMPARISON

As established from (10), the voltage gain of the proposed converter is a quadratic function of the duty cycle, leading to extended significant voltage gains. The voltage gain is adjustable with two parameters: duty cycle $(D)$ of the switches and turns-ratio $(N)$ of the CIs; these two degrees of freedom make the design of the converter more flexible. In addition, the proposed converter has an interleaved structure that leads to a low input current ripple and low current stresses of the components. Thus, it was helpful to compare the proposed converter with two categories of existing high step-up converters: 1) noninterleaved quadratic converters, including both non-CI-based topologies in [16-18] and CI-based structures in [19-23]; 2) interleaved converters, including both non-quadratic converters in [24-31] and quadratic topologies in [32-35]. Thus, the proposed converter is compared to 20 existing converters in the literature to cover all aspects of comparison; 12 of them are quadratic high step-up converters and the rest is non-quadratic. Such a comparison is made in Table 1. The curves of the voltage gain using the same turns-ratio (if applicable) are sketched in Figure 7, where $N=1$ is used as the comparative reference. Furthermore, the voltage gain values of all converters are calculated for the example case of $N=1$ and $D=0.7$, listed in the second column from the last of Table 1 . The voltage gains of the quadratic converters in [16-18] are adjusted only by duty cycle, which are not high enough compared to the proposed converter. In addition, the converters in [16-18] lack the interleaved configuration that is useful for renewable energy applications where a low input current ripple is required. Considering the CI-based quadratic converters in [19-23], the voltage gain of the converter in [23] is higher than the proposed converter, but it has two
additional components. The voltage gain of the converter in [21] is slightly higher than the proposed converter, but the difference is not significant, and it does not have the interleaved configuration that is essential to reduce the input current ripple. Although the converter in [20] has the same voltage gain as the proposed converter, it has two more components and is lack of the interleaved structure. Other non-interleaved CI-based quadratic converters have lower voltage gains than the proposed converter. Among the interleaved converters in [24-35], only the CI-based interleaved converter in [35] has higher voltage gain than the proposed converter; however, it has six more components with the three-winding CIs. The proposed converter has the best voltage-boosting capability with highest voltage gain compared to the other quadratic or non-quadratic interleaved converters in [24-34]. In addition, Figure 8 shows the comparison of the maximum normalized voltage stress on the switches for $N=1$. It is obvious that the proposed converter has lower maximum voltage stress on the switches compared to the converters in [16-19, 22, 32-34]. Moreover, Figure 9 depicts the comparison of the normalized voltage stress on the output diode for $N=1$; as seen, like many other high step-up DC-DC converters, the voltage stress of the output diode is lower than the output voltage. Thus, the proposed converter has a low number of the components with low voltage stresses on the semiconductors, resulting in selecting low voltage-rated switches and diodes with low ON -state resistances that causes the reduction in the conduction losses. Furthermore, according to the last column of Table 1, unlike some converters in the literature, the input and output sides of the proposed converter share the common ground that increases the reliability. Overall, the proposed converter stands out from the prior works as a suitable candidate for RE applications because it has a high voltage gain, an interleaved structure with low input current ripple, high reliability, low

Table 1. Comparison of the presented DC-DC converter with several other similar topologies.

| Topology |  | Number of Components |  |  |  |  |  | Normalized voltage stresses on switches$\left(\frac{V_{Q}}{V_{o}}\right)$ | Normalized voltage stress on output $\operatorname{diode}\left(\frac{V_{D_{o}}}{V_{o}}\right)$ | Voltage gain$\left(M=\frac{V_{o}}{V_{i n}}\right)$ | $\begin{gathered} \text { Voltage } \\ \text { gain for } \\ \mathrm{D}=0.7 \text { and } \\ \mathrm{N}=1 \text { (if } \\ \text { applicable) } \end{gathered}$ | Common ground for input and output |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | S | D | C | CI | L | Total |  |  |  |  |  |
| Non- <br> Interleaved Quadratic Converters | [16] | 2 | 2 | 2 | 0 | 2 | 8 | $\begin{aligned} & \frac{1}{D(2-D)} \\ & \frac{1-D}{D(2-D)} \end{aligned}$ | $\frac{1}{D(2-D)}$ | $\frac{D(2-D)}{(1-D)^{2}}$ | 10.10 | NO |
|  | [17] | 1 | 4 | 3 | 0 | 2 | 10 | $\frac{1}{2-D}$ | $\frac{1}{2-D}$ | $\frac{2-D}{(1-D)^{2}}$ | 14.44 | YES |
|  | [18] | 2 | 3 | 3 | 0 | 2 | 10 | $\begin{aligned} & \frac{1+D}{2 D} \\ & \frac{1-D}{2 D} \end{aligned}$ | $\frac{1+D}{2 D}$ | $\frac{2 D}{(1-D)^{2}}$ | 15.55 | NO |
|  | [19] | 1 | 4 | 3 | 1 | 1 | 10 | $\frac{1}{D N+1}$ | $\frac{N}{D N+1}$ | $\frac{D N+1}{(1-D)^{2}}$ | 18.88 | YES |
|  | [20] | 1 | 6 | 5 | 1 | 1 | 14 | $\frac{2+D(N-1)}{N(3 D+2)+(2-D)}$ | $\frac{2 N}{N(3 D+2)+(2-D)}$ | $\frac{N(3 D+2)+(2-D)}{2(1-D)^{2}}$ | 30 | YES |
|  | [21] | 1 | 5 | 4 | 1 | 1 | 12 | $\frac{1}{N+2}$ | $\frac{N+1}{N+2}$ | $\frac{N+2}{(1-D)^{2}}$ | 33.33 | YES |
|  | [22] | 1 | 5 | 4 | 1 | 1 | 12 | $\frac{1}{N+1}$ | $\frac{2 N-2 N D}{N+1}$ | $\frac{N+1}{(1-D)^{2}}$ | 22.22 | YES |
|  | [23] | 1 | 6 | 5 | 1 | 1 | 14 | $\frac{1}{N+N D+2}$ | $\frac{N+1}{N+N D+2}$ | $\frac{N+N D+2}{(1-D)^{2}}$ | 41.11 | YES |
| Interleaved Non- <br> Quadratic and Quadratic Converters | [24] | 2 | 4 | 4 | 2 | 0 | 12 | $\frac{1}{2 N+4}$ | $\frac{N+1}{N+2}$ | $\frac{2 N+4}{1-D}$ | 20 | YES |
|  | [25] | 4 | 2 | 3 | 2 | 0 | 11 | $\frac{1}{2 N+2}$ | $\frac{2 N+1}{2 N+2}$ | $\frac{2 N+2}{1-D}$ | 13.33 | YES |
|  | [26] | 2 | 7 | 7 | 2 | 0 | 18 | $\frac{1}{2 N+2}$ | $\frac{2}{2 N+2}$ | $\frac{2 N+2}{1-D}$ | 13.33 | NO |
|  | [27] | 2 | 4 | 4 | 2 | 0 | 12 | $\frac{1}{2 N+4}$ | $\frac{N+1}{N+2}$ | $\frac{2 N+4}{1-D}$ | 20 | YES |
|  | [28] | 2 | 6 | 6 | 2 | 0 | 16 | $\frac{1}{2 N+4}$ | $\frac{2 N}{2 N+4}$ | $\frac{2 N+4}{1-D}$ | 20 | NO |
|  | [29] | 2 | 4 | 3 | 2 | 0 | 11 | $\frac{1}{2 N+1}$ | $\frac{2 N}{2 N+1}$ | $\frac{2 N+1}{1-D}$ | 10 | YES |
|  | [30] | 4 | 4 | 5 | 2 | 0 | 15 | $\frac{1}{4 N+2}$ | $\frac{1}{2}$ | $\frac{4 N+2}{1-D}$ | 20 | NO |
|  | [31] | 2 | 5 | 4 | 2 | 0 | 13 | $\frac{1}{3 N+1}$ | $\frac{2 N}{3 N+1}$ | $\frac{3 N+1}{1-D}$ | 13.33 | YES |
|  | [32] | 2 | 6 | 3 | 0 | 4 | 15 | 1 | 1 | $\frac{1}{(1-D)^{2}}$ | 11.11 | YES |
|  | [33] | 2 | 6 | 4 | 0 | 4 | 16 | $\frac{1}{2}$ | $\frac{1}{2}$ | $\frac{2}{(1-D)^{2}}$ | 22.22 | YES |
|  | [34] | 2 | 6 | 4 | 2 | 0 | 14 | $\frac{1}{2}$ | $\frac{1}{2}$ | $\frac{2}{(1-D)^{2}}$ | 22.22 | YES |
|  | [35] | 2 | 8 | 6 | 2 | 0 | 18 | $\frac{1}{2 N+2}$ | $\frac{2}{2 N+2}$ | $\frac{2 N+2}{(1-D)^{2}}$ | 44.44 | YES |
| Proposed converter |  | 2 | 4 | 4 | 2 | 0 | 12 | $\begin{aligned} & \frac{1}{1+N+D} \\ & \frac{1-D}{1+N+D} \\ & \hline \end{aligned}$ | $\frac{1+N}{1+N+D}$ | $\frac{1+N+D}{(1-D)^{2}}$ | 30 | YES |

voltage stresses on the semiconductors, and simple structure with a low number of components.


Figure 7. The voltage gain comparison for $\mathrm{N}=1$.


Figure 8. Comparison of the maximum normalized voltage stress of switches for $\mathrm{N}=1$.


Figure 9. Comparison of the normalized voltage stress of output diode for $\mathrm{N}=1$.

## 6. EXPERIMENTAL RESULTS

Considering the design of Section IV, a 400 W laboratory prototype, as shown in Figure 10 , is implemented to verify the theoretical analysis and the effectiveness of the proposed converter. Assuming the maximum current ripple of $25 \%$ for the CIs' magnetizing inductances and maximum voltage ripple of $2 \%$ for the capacitors for $\mathrm{N}=1$, $V_{i n}=25 \mathrm{~V}$, and $V_{o}=400 \mathrm{~V}$, the required inductances and capacitances are as: $L_{m} \geq 293.6 \mu \mathrm{H}$, $L_{m 2} \geq 136 \mu \mathrm{H}, C_{c 1} \geq 1.3 \mu \mathrm{~F}, C_{c 2} \geq 49 \mu \mathrm{~F}, C_{m} \geq 20 \mu \mathrm{~F}$, and $C_{o} \geq 1 \mu \mathrm{~F}$. The selected components and specifications of the experimental setup are listed in Table 2.

Figures 11-18 illustrate the experimental voltage and current waveforms of the proposed converter for the input voltage of 25 V . To achieve the output voltage of 400 V , the switches operate at the equal duty cycle of 0.597 but $180^{\circ}$ out of phase; the gate pulses of the MOSFETs are generated by the TMS320F28335 microcontroller. Figure 11 illustrates the voltages across the capacitors; the experimental results of $V_{C c 1}=145 \mathrm{~V}$, $V_{C C 2}=60 \mathrm{~V}, V_{C m}=206 \mathrm{~V}$, and $V_{o}=V_{C o}=381 \mathrm{~V}$ are close enough to the theoretical results that are as: $V_{C c 1}=154 \mathrm{~V}, V_{C c 2}=62 \mathrm{~V}, V_{C m}=216 \mathrm{~V}$, and $V_{o}=V_{C o}=400 \mathrm{~V}$. Figures 12-14 demonstrate the input current and the currents of magnetizing and leakage inductances of the CIs. As observed, currents $i_{L k 1}$ and $i_{L k 2}$ (similarly currents $i_{L m 1}$ and $i_{L m 2}$ ) are $180^{\circ}$ out of phase from each other, which verifies the interleaved operation of the proposed converter. Also, due to interleaved operation of proposed converter, the input current has a small ripple, which helps for the long lifetime of the input RES. Note that it is not possible to directly measure the magnetizing inductances' currents $i_{L m 1}$ and $i_{L m 2}$; however, since the turns-ratios of the CIs are unity (i.e., $N=1$ ), currents $i_{p 1}$ and $i_{p 2}$ are equal to $-i_{L k 3}$ and $+i_{L k 3}$, respectively.


Figure 10. Experimental setup.

Table 2. Specifications of the experimental setup.

| Parameters | Values/Part number |
| :---: | :---: |
| Rated Power | 400 W |
| $f_{s w}$ | 50 kHz |
| Capacitors $C_{m}, C_{o}$ | $\begin{aligned} & \text { DCP4L052007GD4KSSD } \\ & \quad\left(20 \mu \mathrm{~F}, R_{C m}=R_{C o}=6.25 \mathrm{~m} \Omega\right) \end{aligned}$ |
| Capacitor $C_{c 1}$ | B32678G4206K000 ( $20 \mu \mathrm{~F}, R_{C c 1}=3.3 \mathrm{~m}$ ) |
| Capacitor $C_{c 2}$ | B32776G4506K000 ( $\left.50 \mu \mathrm{~F}, R_{C c 2}=4 \mathrm{~m} \Omega\right)$ |
| Switch $Q_{1}$ | $\begin{gathered} \text { FDH44N50 ( } \left.R_{D S(\text { on }}\right)=110 \mathrm{~m} \Omega, C_{\text {oss }}=645 \mathrm{pF}, \\ \left.t_{\mathrm{on}}=100 \mathrm{~ns}, t_{\mathrm{off}}=124 \mathrm{~ns}\right) \end{gathered}$ |
| Switch $Q_{2}$ | $\operatorname{IRFP} 4668 \mathrm{PBF}\left(R_{D S(\mathrm{on})}=8 \mathrm{~m} \Omega, C_{\text {oss }}=810 \mathrm{pF}, t_{\text {on }}=146 \mathrm{~ns}, t_{\text {off }}=138 \mathrm{~ns}\right)$ |
| Diodes $D_{c 1}, D_{r}, D_{o}$ | VS-ETL1506-M3 ( $\left.V_{F 0, D c 1}=V_{F 0, D r}=V_{F 0, D o}=0.6 \mathrm{~V}, R_{\text {on }, D c l}=R_{\mathrm{on}, D r}=R_{\mathrm{on}, D o}=17 \mathrm{~m} \Omega\right)$ |
| Diode $D_{c 2}$ | APT60S20BG ( $\left.V_{F 0, D c 2}=0.3 \mathrm{~V}, R_{\text {on }, D c 2}=7 \mathrm{~m} \Omega\right)$ |
| CIs | Core: ETD59/31/22-3C97 $\begin{gathered} \left(N=1, L_{m 1}=314, L_{m 2}=191 \mu \mathrm{H}, L_{k 1}=1.5, L_{k 2}=1, L_{k 3}=3.5 \mu \mathrm{H}, R_{\mathrm{p} 1}=R_{\mathrm{s} 1}=30 \mathrm{~m} \Omega,\right. \\ \left.R_{\mathrm{p} 2}=R_{\mathrm{s} 2}=20 \mathrm{~m} \Omega\right) \end{gathered}$ |



Figure 11. Voltages of capacitors $C_{c 1}(\mathrm{CH} 1), C_{c 2}(\mathrm{CH} 2), C_{m}(\mathrm{CH} 3)$, and $C_{o}(\mathrm{CH} 4)$.


Figure 12. Currents $i_{L k 1}(\mathrm{CH} 1)$ and $i_{L k 2}(\mathrm{CH} 2)$ along with input current (CH3).


Figure 13. Currents $i_{L k 1}(\mathrm{CH} 1)$ and $-i_{L k 3}(\mathrm{CH} 3)$ along with current $i_{L m 1}$ (Math).


Figure 14. Currents $i_{L k 2}(\mathrm{CH} 2)$ and $-i_{L k 3}(\mathrm{CH} 3)$ along with current $i_{L m 2}$ (Math).


Figure 15. Currents of switches $Q_{1}(\mathrm{CH} 1)$ and $Q_{2}(\mathrm{CH} 2)$ and diode $D_{c 1}(\mathrm{CH} 3)$.


Figure 16. Currents of diodes $D_{c 2}(\mathrm{CH} 1), D_{r}(\mathrm{CH} 2)$, and $D_{o}(\mathrm{CH} 3)$.


Figure 17. Voltages of switches $Q_{1}(\mathrm{CH} 1)$ and $Q_{2}(\mathrm{CH} 2)$ and diodes $D_{c 1}(\mathrm{CH} 3)$ and $D_{c 2}$ (CH4).


Figure 18. Voltages of diodes $D_{\mathrm{r}}(\mathrm{CH} 1)$ and $D_{o}(\mathrm{CH} 2)$.

Accordingly, as shown in Figures 13 and 14, Math Channel of the oscilloscope is used to extract $i_{L m 1}$ and $i_{L m 2}$ from $i_{L m 1}=i_{L k 1}+i_{L k 3}$ and $i_{L m 2}=i_{L k 2}-i_{L k 3}$, respectively. The currents of switches $Q_{1}$ and $Q_{2}$, as well as the currents of diodes $D_{c 1}, D_{c 2}, D_{r}$, and $D_{o}$ are shown in Figures 15 and 16. Moreover, as observed in Figures 13-16, all the currents of inductances and semiconductor devices are consistent with the key waveforms of Figure 3. The voltages of the switches and diodes are depicted in Figures 17 and 18, where the approximate voltage stresses of $V_{Q 1}=V_{D c 1}=154 \mathrm{~V}, V_{Q 2}=V_{D c 2}=62 \mathrm{~V}$, and $V_{D_{1}}=V_{D o}=308 \mathrm{~V}$ are observed, validating (14). As seen, the voltage stresses of the power switches are far less than the output voltage that enables the designers to select low-voltage-rating MOSFETs with low ON-state resistance, which contributes to improving the converter's efficiency.

Figure 19 shows the measured efficiency at input voltage values of 25 V and 40 V for the same output voltage of 400 V ; the proposed converter operates at the different duty cycles of 0.597 and 0.5 for input voltages of 25 V and 40 V , respectively. At the full load, the efficiency is $92.3 \%$ and $94.4 \%$ for the input voltages of 25 V (with $M=16$ ) and 40 V (with $M=10$ ), respectively. The full-load efficiency of the proposed converter is compared to other CI-based quadratic converters in Table 3. Furthermore, using the loss analysis presented in [36], the analytical power loss distribution of the proposed is obtained;


Figure 19. The measured efficiency of the proposed converter versus the power for the input voltages of 25 V and 40 V .


Figure 20. The analytical power loss distribution of the proposed converter at full load for $V_{i n}=25 \mathrm{~V}$.

Figure 20 shows the analytical loss distribution of the proposed converter at 400 W for the input voltage of 25 V . The MOSFETs, diodes, coupled inductors, and capacitors have the power losses of $19.6 \mathrm{~W}, 7.5 \mathrm{~W}, 3 \mathrm{~W}$, and 0.3 W , respectively. So, the MOSFETs have dominant power losses with $64 \%$.

Table 3. Full-load efficiency comparison of proposed converter with other CI-Based quadratic converters.

| Topology | Parameters | Full-load efficiency |
| :---: | :---: | :---: |
| [19] | $\begin{gathered} V_{\text {in }}=40 \mathrm{~V}, V_{o}=400 \mathrm{~V}, \\ f_{\text {sw }}=40 \mathrm{kHz}, P_{\text {rated }}=280 \mathrm{~W} \end{gathered}$ | 93.3 \% |
| [20] | $\begin{gathered} V_{\text {in }}=24 \mathrm{~V}, V_{o}=400 \mathrm{~V}, \\ f_{\text {sw }}=50 \mathrm{kHz}, P_{\text {rated }}=250 \mathrm{~W} \end{gathered}$ | 93. $96 \%$ |
| [21] | $\begin{gathered} V_{\text {in }}=32 \mathrm{~V}, V_{o}=380 \mathrm{~V}, \\ f_{\text {sw }}=40 \mathrm{kHz}, P_{\text {rated }}=500 \mathrm{~W} \end{gathered}$ | 91.1\% |
| [22] | $\begin{gathered} V_{\text {in }}=20 \mathrm{~V}, V_{o}=400 \mathrm{~V}, \\ f_{s w}=50 \mathrm{kHz}, P_{\text {rated }}=200 \mathrm{~W} \end{gathered}$ | 89.5 \% |
| [23] | $\begin{gathered} V_{\text {in }}=30 \mathrm{~V}, V_{o}=400 \mathrm{~V}, \\ f_{\text {sw }}=50 \mathrm{kHz}, P_{\text {rated }}=300 \mathrm{~W} \end{gathered}$ | 92.2 \% |
| [35] | $\begin{gathered} V_{\text {in }}=18 \mathrm{~V}, V_{o}=380 \mathrm{~V}, \\ f_{\text {sw }}=50 \mathrm{kHz}, P_{\text {rated }}=150 \mathrm{~W} \end{gathered}$ | $95 \%$ |
| Proposed converter | $\begin{gathered} V_{\text {in }}=40 \mathrm{~V}, V_{o}=400 \mathrm{~V}, \\ f_{\text {sw }}=50 \mathrm{kHz}, P_{\text {rated }}=400 \mathrm{~W} \end{gathered}$ | 94.4 \% |

## 7. CONCLUSION

In this paper, a new high step-up DC-DC converter was proposed for renewable energy applications. A pair of two-winding CIs and SC-based VMCs were employed in an interleaved quadratic structure. Additionally, diode-capacitor based clamp circuitries were used to limit the switches' voltage stresses, recycle the leakage inductances' energies, and further increase the voltage gain. The high-voltage gain, continuous input current with low ripple, low voltage stresses on the semiconductors, and simple structure are the primary merits of the proposed converter. The operating principles, steady-state analysis, and design considerations were presented. To justify the merits of the proposed converter, its
key indicators were compared with other high-voltage gain converters found in the literature. The theoretical operation and analysis of the proposed converter were validated by the experimental results of a 400 W prototype with a voltage gain of 16 . The efficiency is found to be $92.3 \%$ and $94.4 \%$ for the voltage gains of 16 and 10 at the full load. The presented results verified that the proposed converter is a promising candidate for renewable energy applications.

## REFERENCES

[1] G. H. d. A. Bastos, L. F. Costa, F. L. Tofoli, G. V. T. Bascopé, and R. P. T. Bascopé, "Nonisolated DC-DC Converters With Wide Conversion Range for High-Power Applications," IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 8, pp. 749-760, 2020.
[2] H. Seok, B. Han, B. Kwon, and M. Kim, "High Step-Up Resonant DC-DC Converter With Ripple-Free Input Current for Renewable Energy Systems," IEEE Transactions on Industrial Electronics, vol. 65, pp. 8543-8552, 2018.
[3] H. Ardi and A. Ajami, "Study on a High Voltage Gain SEPIC-Based DC-DC Converter With Continuous Input Current for Sustainable Energy Applications," IEEE Transactions on Power Electronics, vol. 33, pp. 10403-10409, 2018.
[4] C. Wang, M. Li, Z. Ouyang, and G. Wang, "Resonant Push-pull Converter with Flyback Regulator for MHz High Step-Up Power Conversion," IEEE Transactions on Industrial Electronics, pp. 1-1, 2020.
[5] J. M. d. Andrade, M. A. Salvador, R. F. Coelho, and T. B. Lazzarin, "General Method for Synthesizing High Gain Step-Up DC-DC Converters Based on Differential Connections," IEEE Transactions on Power Electronics, vol. 35, pp. 13239-13254, 2020.
[6] L. Schmitz, D. C. Martins, and R. F. Coelho, "Comprehensive Conception of High Step-Up DC-DC Converters With Coupled Inductor and Voltage Multipliers Techniques," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 67, pp. 2140-2151, 2020.
[7] R. Beiranvand, "Regulating the Output Voltage of the Resonant Switched-Capacitor Converters Below Their Resonant Frequencies," IEEE Transactions on Industrial Electronics, vol. 64, pp. 5236-5249, 2017.
[8] C. Dong and P. Fang Zheng, "Zero-current-switching multilevel modular switchedcapacitor dc-dc converter," in 2009 IEEE Energy Conversion Congress and Exposition, pp. 3516-3522, 2009.
[9] S. Li, Y. Zheng, B. Wu, and K. M. Smedley, "A Family of Resonant Two-Switch Boosting Switched-Capacitor Converter With ZVS Operation and a Wide Line Regulation Range," IEEE Transactions on Power Electronics, vol. 33, pp. 448-459, 2018.
[10] S. Gao, Y. Wang, Y. Liu, Y. Guan, and D. Xu, "A Novel DCM Soft-Switched SEPICBased High-Frequency Converter With High Step-Up Capacity," IEEE Transactions on Power Electronics, vol. 35, pp. 10444-10454, 2020.
[11] S. A. Ansari and J. S. Moghani, "A Novel High Voltage Gain Noncoupled Inductor SEPIC Converter," IEEE Transactions on Industrial Electronics, vol. 66, pp. 70997108, 2019.
[12] W. Li and X. He, "High step-up soft switching interleaved boost converters with cross-winding-coupled inductors and reduced auxiliary switch number," IET Power Electronics, vol. 2, pp. 125-133, 2009.
[13] W. Li, W. Li, X. He, D. Xu, and B. Wu, "General Derivation Law of Nonisolated High-Step-Up Interleaved Converters With Built-In Transformer," IEEE Transactions on Industrial Electronics, vol. 59, pp. 1650-1661, 2012.
[14] T. Nouri, N. V. Kurdkandi, and M. Shaneh, "A Novel ZVS High-Step-Up Converter With Built-In Transformer Voltage Multiplier Cell," IEEE Transactions on Power Electronics, vol. 35, pp. 12871-12886, 2020.
[15] J. C. Rosas-Caro, J. E. Valdez-Resendiz, J. C. Mayo-Maldonado, A. Alejo-Reyes, and A. Valderrabano-Gonzalez, "Quadratic buck-boost converter with positive output voltage and minimum ripple point design," IET Power Electronics, vol. 11, pp. 13061313, 2018.
[16] S. Ding and F. Wang, "A New Negative Output Buck-Boost Converter with Wide Conversion Ratio," IEEE Transactions on Industrial Electronics, vol. 64, pp. 93229333, 2017.
[17] G. G. Kumar, K. Sundaramoorthy, V. Karthikeyan, and E. Babaei, "Switched Capacitor-Inductor Network Based Ultra-Gain DC-DC Converter Using Single Switch," IEEE Transactions on Industrial Electronics, vol. 67, pp. 10274-10283, 2020.
[18] A. Sarikhani, B. Allahverdinejad and M. Hamzeh, "A Nonisolated Buck-Boost DCDC Converter With Continuous Input Current for Photovoltaic Applications," in IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 9, no. 1, pp. 804811, 2021.
[19] S. Chen, T. Liang, L. Yang, and J. Chen, "A Cascaded High Step-Up DC-DC Converter With Single Switch for Microsource Applications," IEEE Transactions on Power Electronics, vol. 26, pp. 1146-1153, 2011.
[20] P. Saadat and K. Abbaszadeh, "A Single-Switch High Step-Up DC-DC Converter Based on Quadratic Boost," IEEE Transactions on Industrial Electronics, vol. 63, pp. 7733-7742, 2016.
[21] X. Hu and C. Gong, "A High Voltage Gain DC-DC Converter Integrating CoupledInductor and Diode-Capacitor Techniques," IEEE Transactions on Power Electronics, vol. 29, pp. 789-800, 2014.
[22] C. Shih-Ming, T. Liang, L. Yang, J. Chen, and J. Kai-Cheung, "A quadratic high stepup DC-DC converter with voltage multiplier," in 2011 IEEE International Electric Machines \& Drives Conference (IEMDC), pp. 1025-1029, 2011.
[23] J. Ai, M. Lin, and M. Yin, "A Family of High Step-Up Cascade DC-DC Converters With Clamped Circuits," IEEE Transactions on Power Electronics, vol. 35, pp. 48194834, 2020.
[24] Y. Zheng, W. Xie, and K. M. Smedley, "Interleaved High Step-Up Converter With Coupled Inductors," IEEE Transactions on Power Electronics, vol. 34, pp. 6478-6488, 2019.
[25] M. Forouzesh, Y. Shen, K. Yari, Y. P. Siwakoti, and F. Blaabjerg, "High-Efficiency High Step-Up DC-DC Converter With Dual Coupled Inductors for Grid-Connected Photovoltaic Systems," IEEE Transactions on Power Electronics, vol. 33, pp. 59675982, 2018.
[26] M. L. Alghaythi, R. M. O’Connell, N. E. Islam, M. M. S. Khan, and J. M. Guerrero, "A High Step-Up Interleaved DC-DC Converter With Voltage Multiplier and Coupled Inductors for Renewable Energy Systems," IEEE Access, vol. 8, pp. 123165-123174, 2020.
[27] Y. Zheng and K. M. Smedley, "Interleaved High Step-Up Converter Integrating Coupled Inductor and Switched Capacitor for Distributed Generation Systems," IEEE Transactions on Power Electronics, vol. 34, pp. 7617-7628, 2019.
[28] X. Hu, X. Liu, Y. Zhang, Z. Yu, and S. Jiang, "A Hybrid Cascaded High Step-Up DCDC Converter with Ultra-low Voltage Stress," IEEE Journal of Emerging and Selected Topics in Power Electronics, pp. 1-1, 2020.
[29] W. Li, Y. Zhao, Y. Deng, and X. He, "Interleaved Converter With Voltage Multiplier Cell for High Step-Up and High-Efficiency Conversion," IEEE Transactions on Power Electronics, vol. 25, pp. 2397-2408, 2010.
[30] H. Moradisizkoohi, N. Elsayad, and O. A. Mohammed, "An Integrated Interleaved Ultrahigh Step-Up DC-DC Converter Using Dual Cross-Coupled Inductors With Built-In Input Current Balancing for Electric Vehicles," IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 8, pp. 644-657, 2020.
[31] T. Liu, M. Lin and J. Ai, "High Step-Up Interleaved dc-dc Converter With Asymmetric Voltage Multiplier Cell and Coupled Inductor," in IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 8, no. 4, pp. 4209-4222, 2020.
[32] S. Balci, N. Altin, H. Komurcugil, and I. Sefa, "Performance analysis of interleaved quadratic boost converter with coupled inductor for fuel cell applications," in IECON 2016-42nd Annual Conference of the IEEE Industrial Electronics Society, pp. 35413546, 2016.
[33] V. J. Samuel, G. Keerthi, and M. Prabhakar, "High Gain Interleaved Quadratic Boost DCDC Converter," in 2019 2nd International Conference on Power and Embedded Drive Control (ICPEDC), pp. 390-395, 2019.
[34] V. J. Samuel, G. Keerthi, and P. Mahalingam, "Interleaved quadratic boost DC-DC converter with high voltage gain capability," Electrical Engineering, vol. 102, pp. 651-662, 2020/06/01 2020.
[35] V. J. Samuel, G. Keerthi, and P. Mahalingam, "Coupled inductor-based DC-DC converter with high voltage conversion ratio and smooth input current," IET Power Electronics, vol. 13, pp. 733-743, 2020.
[36] R. Rahimi, S. Habibi, M. Ferdowsi and P. Shamsi, "A Three-Winding Coupled Inductor-Based Interleaved High-Voltage Gain DC-DC Converter for Photovoltaic Systems," in IEEE Transactions on Power Electronics, vol. 37, no. 1, pp. 990-1002, 2022.

## SECTION

## 2. CONCLUSIONS

In this dissertation, using various combinations of VB techniques, several advanced high step-up DC-DC converters were proposed that are suitable for the integration of lowvoltage solar PV panels and FC stacks into a high-voltage DC bus in renewable energy applications.

In the first paper, two three-winding CIs were combined with SC-based VM cells to propose an interleaved high step-up DC-DC converter with desirable characteristics such as high voltage gain, low voltage stresses on the semiconductors, low current stresses of the components, low input current ripple, and alleviation of the reverse-recovery problem of the diodes. A 400-W prototype was built to validate the performance and theoretical calculations of the proposed converter with an output voltage of 400 V . The full-load experimental efficiency was measured as $94.05 \%$ for a voltage gain of 20 . In the second paper, using a three-winding CI in a dual-switch structure, an advanced high step-up DCDC converter was obtained, which can achieve a high voltage gain without applying a high duty cycle to the switches. The experimental results of a 200-W prototype with the output voltage of 400 V and two different voltage gains of 20 and 11.6 were presented to verify the theoretical calculations and analyses. In the third paper, three ZS-based high step-up DC-DC converters, named PAS-SCZSC, NAS-SCZSC, and S-SCZSC, were introduced that are based on the integration of the conventional ZS network with SC-based VM cells. The feasibility of the proposed S-SCZSC and analytical results were verified by the
experimental results of a 400-W prototype with a voltage gain of 20 , which converts the input voltage of 20 V to the output voltage of 400 V . In the fourth paper, an interleaved high step-up DC-DC converter was presented, which is based on the integration of two double-winding CIs and one three-winding BIT with the SC-based VM cells. The performance of the proposed converter was confirmed by a 200-W prototype with a voltage gain of 25 and full-load efficiency of $95.53 \%$ at an output voltage of 400 V . In the fifth paper, an advanced high step-up DC-DC converter was developed, which has an interleaved quadratic structure combined with two double-winding CIs and SC-based VM cells. The theoretical operation and analyses of the proposed converter were verified by the experimental results of a 400-W prototype with a voltage gain of 16 and full-load efficiency of $92.3 \%$.

Table 2.1 lists some other features of the proposed advanced high step-up DC-DC converters, including the employed VB techniques, number of components, voltage gain, duty cycle range, and nature of input current ripple. As obvious, all proposed converters can achieve high voltage gains without a large number of components. Also, the input currents of all the proposed converters are continuous with low or medium ripples. Therefore, all proposed converters are suitable candidates for renewable energy applications. Moreover, the duty cycle varies from 0.5 to 1 for the converters proposed in Papers I, IV, and V and from 0 to 0.5 for the converters proposed in Papers II and III. Thus, if a high voltage gain with a low duty cycle is desired, the converters in Papers II and III are suitable choices. However, if an ultra-high voltage gain with a medium duty cycle is desired, the converters in Papers I, IV, and V are proper choices.

Table 2.1. Features of the proposed advanced high step-up DC-DC converters.

| Converter | VB Techniques | Number of Components |  |  |  |  |  |  | Voltage Gain | Duty Cycle Range | Input Current Ripple |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Inductors | CIs | BITs | Capacitors | Diodes | Switches | Total |  |  |  |
| Paper I | Interleaved, SC, and CI | 0 | 2 | 0 | 5 | 5 | 2 | 14 | $\frac{4 N+4}{1-D}$ | $0.5 \leq D \leq 1$ | Low |
| Paper II | SC and CI | 0 | 1 | 0 | 4 | 5 | 2 | 12 | $\frac{4 N+3}{1-2 D}$ | $0 \leq D \leq 0.5$ | Medium |
| Paper III (PAS-SCZSC and NAS-SCZSC) | SC | 3 | 0 | 0 | 5 | 3 | 1 | 12 | $\frac{2-D}{1-2 D}$ | $0 \leq D \leq 0.5$ | Low |
| $\begin{gathered} \text { Paper III } \\ \text { (S-SCZSC) } \end{gathered}$ | SC | 3 | 0 | 0 | 6 | 4 | 1 | 14 | $\frac{3-2 D}{1-2 D}$ | $0 \leq D \leq 0.5$ | Low |
| Paper IV | Interleaved, SC, CI, and BIT | 0 | 2 | 1 | 5 | 5 | 2 | 15 | $\frac{2 N+4 n+4}{1-D}$ | $0.5 \leq D \leq 1$ | Low |
| Paper V | Interleaved, Quadratic, SC, and CI | 0 | 2 | 0 | 4 | 4 | 2 | 12 | $\frac{N+D+1}{(1-D)^{2}}$ | $0.5 \leq D \leq 1$ | Low |

$\mathrm{CI}=$ Coupled Inductor, BIT=Built-in Transformer, $D=$ Duty Cycle of Switch(es), $N=$ Turns-Ratio of CI(s), $n=$ Turns-Ratio of BIT(s)

## BIBLIOGRAPHY

[1] A. B. Acharya, M. Ricco, D. Sera, R. Teoderscu and L. E. Norum, "Performance Analysis of Medium-Voltage Grid Integration of PV Plant Using Modular Multilevel Converter," in IEEE Transactions on Energy Conversion, vol. 34, no. 4, pp. 17311740, Dec. 2019.
[2] H. Liu, H. Hu, H. Wu, Y. Xing and I. Batarseh, "Overview of High-Step-Up CoupledInductor Boost Converters," in IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 4, no. 2, pp. 689-704, June 2016.
[3] C. Wang, H. Yu and L. Cui, "High Voltage Gain DC-DC Converter with Bridge-Double-Voltage Cell Based on Coupled Inductor," 2021 IEEE International Conference on Mechatronics and Automation (ICMA), pp. 520-525, 2021.
[4] W. Li, X. Xiang, C. Li, W. Li and X. He, "Interleaved High Step-Up ZVT Converter With Built-In Transformer Voltage Doubler Cell for Distributed PV Generation System," in IEEE Transactions on Power Electronics, vol. 28, no. 1, pp. 300-313, Jan. 2013.
[5] M. Das, M. Pal and V. Agarwal, "Novel High Gain, High Efficiency DC-DC Converter Suitable for Solar PV Module Integration With Three-Phase Grid Tied Inverters," in IEEE Journal of Photovoltaics, vol. 9, no. 2, pp. 528-537, March 2019.
[6] J. Zhang and J. Ge, "Analysis of Z-source DC-DC Converter in Discontinuous Current Mode," 2010 Asia-Pacific Power and Energy Engineering Conference, pp. 1-4, 2010.
[7] D. Vinnikov and I. Roasto, "Quasi-Z-Source-Based Isolated DC/DC Converters for Distributed Power Generation," in IEEE Transactions on Industrial Electronics, vol. 58, no. 1, pp. 192-201, Jan. 2011.
[8] K. Zaoskoufis and E. C. Tatakis, "An Improved Boost-Based dc/dc Converter With High-Voltage Step-Up Ratio for DC Microgrids," in IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 9, no. 2, pp. 1837-1853, April 2021.
[9] M. E. Azizkandi, F. Sedaghati, H. Shayeghi and F. Blaabjerg, "A High Voltage Gain DC-DC Converter Based on Three Winding Coupled Inductor and Voltage Multiplier Cell," in IEEE Transactions on Power Electronics, vol. 35, no. 5, pp. 4558-4567, May 2020.
[10] F. Sedaghati, S. H. Hosseini, M. Sabahi, and G. B. Gharehpetian, "Extended configuration of dual active bridge DC-DC converter with reduced number of switches," IET Power Electronics, vol. 8, pp. 401- 416, 2015.
[11] Z. He, "High Step Up DC-DC Converter topology for PV Systems and Electric Vehicles," Ph.D. Dissertation, Aston University, Birmingham, UK, 2017.
[12] B. Wu, "The Art of Voltage Boosting Part I: Boosting Switched Capacitor Converter Part II: Hybrid Boosting Converters," Ph.D. Dissertation, University of California Irvine, Irvine, CA, USA, 2016.
[13] R. KIGUCHI and Y. NISHIDA, "Boost DC-DC Converter Cascade System for High Boost-Rate Application," 2018 International Conference on Smart Grid (icSmartGrid), pp. 283-286, 2018.
[14] M. Maheshwari and M. Arounassalame, "A Novel Integrated High Gain DC-DC Converter," 2019 IEEE International Conference on Electrical, Computer and Communication Technologies (ICECCT), 2019, pp. 1-6, 2019.
[15] A. Alzahrani, M. Ferdowsi and P. Shamsi, "A Family of Scalable Non-Isolated Interleaved DC-DC Boost Converters With Voltage Multiplier Cells," in IEEE Access, vol. 7, pp. 11707-11721, 2019.
[16] V. A. K. Prabhala, P. Fajri, V. S. P. Gouribhatla, B. P. Baddipadiga and M. Ferdowsi, "A DC-DC Converter With High Voltage Gain and Two Input Boost Stages," in IEEE Transactions on Power Electronics, vol. 31, no. 6, pp. 4206-4215, June 2016.
[17] Y. Zheng, W. Xie and K. M. Smedley, "Interleaved High Step-Up Converter With Coupled Inductors," in IEEE Transactions on Power Electronics, vol. 34, no. 7, pp. 6478-6488, July 2019.
[18] W. Li, W. Li, X. Xiang, Y. Hu and X. He, "High Step-Up Interleaved Converter With Built-In Transformer Voltage Multiplier Cells for Sustainable Energy Applications," in IEEE Transactions on Power Electronics, vol. 29, no. 6, pp. 2829-2836, June 2014.
[19] T. Nouri, N. Vosoughi, S. H. Hosseini, E. Babaei and M. Sabahi, "An Interleaved High Step-Up Converter With Coupled Inductor and Built-In Transformer Voltage Multiplier Cell Techniques," in IEEE Transactions on Industrial Electronics, vol. 66, no. 3, pp. 1894-1905, March 2019.

## VITA

Ramin Rahimi received his B.Sc. degree in electrical engineering from the University of Tabriz, Tabriz, Iran in 2013, and his M.Sc. degree in electrical engineering from University of Tehran, Tehran, Iran in 2016. In July 2022, he recieved his Ph.D. degree in electrical engineering from the Department of Electrical and Computer Engineering, Missouri University of Science and Technology, Rolla, MO, USA. His research interests included power electronics, DC distribution systems, and design and implementation of power converters for the renewable energy applications and electric vehicles.

