

Design of Low-power 4-bit Flash ADC Using Multiplexer Based Encoder in 90nm CMOS Process

D. S. Shylu Sam, P. Sam Paul, Diana Jeba Jingle, P. Mano Paul, Judith Samuel, J. Reshma, P. Sarah Sudeepa, G. Evangeline

Abstract—This work describes a 4-bit Flash ADC with low power consumption. The performance metrics of a Flash ADC depend on the kind of comparator and encoder used. Hence open-loop comparator and mux-based encoder are used to obtain improved performance. Simulation results show that the simulated design consumes 0.265mW of power in 90nm CMOS technology using cadence-virtuoso software. The circuit operates with an operating frequency of 100MHz and a supply voltage of 1V.

Keywords—FLASH ADC; Low Power; Dynamic Comparator; Encoder

I. INTRODUCTION

AMONG the different types of ADC, the Flash ADC is proven to be the high-speed ADC[1-3]. The Flash ADC consists of a series of resistor strings and the input analog signal is compared with a reference voltage. The number of comparators required to convert the sample and held analog input signal to digital output is $2^n - 1$ [4-5].

A set of comparators are used for conversion, hence called Flash type ADC. Also known as the parallel A/D converter its circuit is the simplest to understand. It consists of a series of comparators. The sample and held analog input signal and the reference signal is compared in the comparator and the digital output obtained is given to the encoder. The output is produced by the merging of the outputs of the comparator and inputs of the encoder.

Flash ADCs use lots of comparators. The input signal is given to the series of comparators at an instant therefore the output delay is very less. The $2^n - 1$ comparator outputs act analogously. Since the outputs from the comparator are not practical, an encoder is required to produce N-bit output[6]. The resistance of the resistor ladder should be less to supply enough current to the fast comparators.

II. PROPOSED METHODOLOGY

The main components in Flash ADC are comprised of 3 units. The Resistive Ladder network, Comparator, and the proposed multiplexer-based encoder circuit.

D.S.Shylu Sam, P.Sam Paul, Judith Samuel, J. Reshma, P. Sarah Sudeepa, G. Evangeline are with Karunya Institute of Technology & Sciences, Coimbatore, India (e-mail: mail2shylu@yahoo.com, psam_paul@rediff.com, judith@karunya.edu.in, jreshma@karunya.edu.in, sarahsudeepa@gmail.com, evangelineg@karunya.edu.in).

RESISTIVE LADDER NETWORK

The resistor string network is used to give the reference voltage (V_{ref}) to the comparator circuit. The resistive ladder network consists of a set of resistors. Depending on the resistor values the reference voltage gets divided when it is given to the beginning of the resistive ladder. Figure 1 shows the resistive ladder network.




Fig.1. Resistive ladder Network

A. Comparator

The Comparator forms the main building block of FLASH ADC. The input analog signal is compared with a reference voltage in the comparator and produces a digital signal[7-9]. When the input voltage is greater than the reference voltage the comparator output is logic 1. When the input voltage is less than the reference voltage the comparator output is logic 0. Fig.2 shows the basic block of a comparator. The comparator used in the Flash ADC is an open-loop comparator.




Fig. 2. The basic block of Comparator

Diana Jeba Jingle is with ³Christ (Deemed to be University), Bangalore, India (e-mail: diana.jebajingle@christuniversity.in).

P.Mano Paul is with Alliance University, Bangalore, India (e-mail: mano.paul@allianceuniversity.edu.in).



B. Open Loop Comparator

Mehdi Nasrollahpour [10] proposed the open-loop comparator circuit which comprises analog input and reference input. This comparator consists of the differential amplifier, input, and output phase. The main usage of this loop comparator is the reduced complexity. Hence the circuit occupies a small area. Fig.3 shows the circuit of an open-loop comparator. To achieve high gain two-stage comparators were used. To implement a high gain, open-loop comparator, the 2-stage op-amp will be appropriate.




Fig. 3. Two stage open-loop comparator [17]

C. Encoder

An encoder performs the reverse function of the decoder. It encodes data from 2^n inputs into an n-bit output. The basic block of the encoder is shown in Fig.4.




Fig.4. Block diagram of an encoder

A multiplexer-based Transmission Gate (TG) is used in the proposed encoder. The main advantage of using a TG-based multiplexer is to reduce the complexity. By using the mux-based encoder the performance of the 4-bit Flash ADC is improved. The multiplexer acts as a data selector which consists of input lines, select lines, and output lines. The performance of the mux-based encoder using TG has been improved when compared with the conventional type of encoders.

D. Mux based encoder

Fig. 5 shows the implementation of Mux based encoder for 15-bit thermometer code input. The speed of the Mux-based encoders is high when compared with the existing encoders. Among the various encoder architectures used by the FLASH ADC, the proposed Mux-based encoder is used for high-resolution applications. Fig.6 shows the symbolic representation of a multiplexer. The multiplexer acts as a data selector and provides a single output.




Fig.5. Circuit diagram of Mux based encoder




Fig.6. Symbol of MUX

TABLE I
TRUTH TABLE OF 2X1 MUX

Sel	A	B	Z
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

In 2-to-1 multiplexer, A and B are the two inputs, Sel is the selector input, and Z is the output. Table-1 shows the truth table of MUX.

III. RESULTS AND DISCUSSION

The designed 4-bit FLASH ADC comprises of resistive ladder circuit, open-loop comparator, and multiplexer-based encoder circuit. All the blocks are designed based on the aspect ratio of transistors. The simulation is done in a cadence-virtuoso tool using 90nm CMOS technology. The simulation results show that the proposed FLASH ADC consumes less power when compared with the conventional FLASH ADC.

IV. RESISTIVE LADDER NETWORK

The resistor ladder divides the reference voltage V_{ref} into 8 parts[11-12]. The value of the resistor used is $1k\Omega$ from the analog library of cadence-virtuoso software

V. COMPARATOR BLOCK

The basic function of the comparator is to compare both the reference voltage and the input voltage supplied. The input given to the comparator is an analog input. Fig.7 shows the circuit diagram of two-stage open-loop comparator block.




Fig.7. A 2- stage open-loop comparator

When the analog input signal is more than the V_{ref} the comparator turns high. When the analog input signal is less than the V_{ref} the comparator output turns low [13-14]. Fig.8 shows the waveform of the open-loop comparator.




Fig.8. Waveform of 2- stage open-loop comparator

The output waveform is generated by comparing the analog input signal and the reference signal. Fig. 9 shows the power consumption of the open-loop comparator.




Fig.9. Power result of 2- stage open-loop comparator

The comparator circuit is further converted to a symbol. Fig.10 shows the symbol of the comparator.




Fig.10. Symbol of 2- stage open-loop comparator

VI. ENCODER BLOCK

The encoder block consists of two circuits namely inverter, multiplexer. These circuits are designed as cell views and then converted to symbols.

VII. INVERTER

Input is given to the inverter, the output obtained is the inversion of the given input signal. Fig.11 shows the circuit of an inverter.




Fig.11. Schematic of Inverter



Fig.12. Waveform of an inverter

Fig.12 shows the waveform of the inverter. The inverter circuit is further converted to a symbol. Fig.13 shows the symbol of the inverter.




Fig.13. Symbol of Inverter

VIII. MULTIPLEXER

A multiplexer also called a data selector selects between several input signals and forwards it to a single output line. A multiplexer selects a particular input line to send to the output. Fig.14 shows the circuit of the multiplexer.




Fig.14. Schematic of multiplexer




Fig.15. Waveform of the multiplexer




Fig.16. Symbol of multiplexer

The multiplexer circuit is then converted to a symbol. Fig. 16 shows the symbol of the multiplexer.




Fig.17. Schematic of MUX-based encoder

Fig.17 shows the circuit of MUX based encoder. The proposed mux-based encoder consists of multiplexers and NOT gate. Fig.18 shows the average power of the MUX-based encoder. The Flash ADC is designed by integrating various sub-blocks including resistive string network, comparator, and mux-based encoder. The Flash ADC is the fastest ADC among all the types of ADCs[16-21].




Fig.18. Average power of MUX based encoder




Fig.19. Schematic of Flash ADC

Figure 19 shows the circuit of the 4-bit Flash ADC. As the designed sub-blocks consume less power the proposed 4-bit Flash ADC consumes less power when compared with other types of ADCs.



Fig.20. Power of Flash ADC

Figure 20 shows the average power of the Flash ADC. The obtained power for the 4-bit Flash ADC is 0.265mW. The analog input signal is converted into a digital signal in the designed 4-bit Flash ADC. Table 1 shows the parameter values obtained for the 4-bit Flash ADC circuit under 90nm technology with a supply voltage of 1V.

TABLE II
COMPARATIVE STUDY OF THE DESIGNED FLASH ADC WITH OTHER REPORTED WORKS

Parameters	[15]	[7]	This work
Technology	90nm	90nm	90nm
Resolution	4-bit	4-bit	4-bit
Supply Voltage	1V	1V	1V
Delay	5.85us	3.97us	2.425us
Power	8.49mW	4.43mW	0.265mW

CONCLUSION

Among the various ADC architectures, FLASH ADC is proved to be the high-performance ADC. The proposed ADC comprises of Multiplexer based encoder, open-loop comparator, and resistive ladder network. The proposed ADC is simulated in 90nm CMOS technology. The main advantage of the proposed ADC is low static power consumption. This was achieved by integrating the multiplexer-based encoder in Flash ADC. The power dissipation of the proposed ADC is 26.65µw for the input of 1V at 100MHz frequency. The designed Flash ADC can be used for high-speed applications.

ACKNOWLEDGEMENTS

The authors would like to give sincere thanks to the VLSI Lab of the ECE Department, School of Engineering and Technology, Karunya Institute of Technology and Sciences for providing the Cadence software tool to complete this work.

REFERENCES

- [1] S. Abdullah, Almansouri, Abdullah Alturki, Hossein Fariborzi, Khaled N. Salama and Talal Al-Attar "A 12.4fJ-FoM 4-bit flash ADC based on the strong ARM architecture." IEEE 14th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME), 2018. <https://doi.org/10.1109/PRIME.2018.8430349>
- [2] Mostafa M. Ayes, Sameh Ibrahim, Mohamed M. Aboudina "A 15.5-mW 20-GSps 4-bit charge-steering flash ADC", IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS),2015, <https://doi.org/10.1109/MWSCAS.2015.7282153>
- [3] D.S. Shylu, D.Jackuline Moni D. G.Nivetha, "Design and Power Optimization of High-Speed Pipelined ADC with Programmable Gain Amplifier for Wireless Receiver Applications", Wireless Personal Communication, Springer, vol.2, pp.657-678, 2016. <https://doi.org/10.1007/s11277-016-3186-z>
- [4] D.S.Shylu, D.Jackuline Moni, "Design of low power dynamic comparator with reduced kick back noise using clocked PMOS technique", Journal of Electrical Engineering (JEE), vol.(3), pp.1-10,2016.
- [5] D.S.Shylu, D.Jackuline Moni, "A 1.8V 22mW 10 bit 165 MSPS Pipelined ADC for Video Applications", WSEAS Transactions on Circuits and systems,13, pp.343-355, 2014.
- [6] Shahriar Shahramian Sorin, P. Voinigescu, Anthony Chan Carusone. "A 35-GS/s, 4-bit flash ADC with active data and clock distribution trees" IEEE Journal of Solid-State Circuits, vol.6, pp.1709-1720,2009. <https://doi.org/10.1109/JSSC.2009.2020657>
- [7] I. Kim, B. Sung, et al., "A 6 bit 4.1 GS/s Flash ADC with time domain latch interpolation in 90-nm CMOS," IEEE J. Solid-State Circuits vol.6,pp. 1429–1441,2013. <https://doi.org/10.1109/JSSC.2013.2252516>
- [8] Gregor Tretter, Moammad Mahdi Khafaji, et al., "Design and characterization of a 3-bit 24GS/s Flash ADC in 28-nm low power digital CMOS," IEEE Trans. Microw. Theory Tech,vol. 4, pp.1143-1152,2016. <https://doi.org/10.1109/TMTT.2016.2529599>
- [9] R. Oh, et al., "Power efficient flash ADC with complementary voltage to time converter," Electron. Lett. Vol.12, pp.772-773, 2017. <https://doi.org/10.1049/el.2017.1287>
- [10] Mehdi Nasrollahpour, "Extra bit generation for high speed time based flash ADCs in 65nm CMOS", IEEE International Symposium on Circuits and Systems (ISCAS), vol.1,2018. <https://doi.org/10.1109/ISCAS.2018.8351432>
- [11] Hairong Yu and Mau-Chang Frank Chang. "A 1-v 1.25-GS/s 8-bit self calibrated flash ADC in 90 nm digital CMOS" IEEE Transactions on Circuits and Systems II: Express Briefs,vol.(7), pp.668-672,2008. <https://doi.org/10.1109/TCSII.2008.921596>
- [12] Jong-In Kim, Dong-Ryeol oh, et al., "A 65 nm CMOS 7b 2 GS/s 20.7 mW Flash ADC with cascaded latch interpolation," IEEE J. Solid State Circuits, vol. 50, pp. 2319-2330, 2015. <https://doi.org/10.1109/JSSC.2015.2460371>
- [13] G.L.Madhupati, Mr.K.Ramakoteswara Rao, Dr.M.Madhavilatha "Comparison of 5-bit thermometer to binary decoders in 1.8v, 0.18um CMOS technology for flash ADCs", Tehnicki Vjesnik , 22(6), pp.1425-1431, 2015. <https://doi.org/10.17559/TV-20130914070012>
- [14] Jiangpeng Wanga, Wing-ShanTam, Chi-Wah Kok & Kong-Pang Puna. "A 5-bit 500MS/s flash ADC with temperature-compensated inverter-based comparator". Solid-State Electronics Letters, pp. 2(3):1-9, 2020. <https://doi.org/10.1016/j.ssel.2020.01.007>
- [15] Shylu, D.S.; Radha, S.; Paul, P. Sam; Sudeepa, Parakati Sarah (2019). "Design of low power 4-bit Flash ADC in 90nm CMOS Process", [IEEE 2019 2nd International Conference on Signal Processing and Communication (ICSPC) - Coimbatore, India, pp.252–257, 2019. <https://doi.org/10.1109/ICSPC46172.2019.8976538>

- [16] C.-H. Chan, Y. Zu, et al., "A 5 bit 1.25GS/s 4 times capacitive folding flash ADC in 65 nm CMOS," *IEEE J. Solid State Circuits* 48 (9) .pp. 2154–2169, 2013. <https://doi.org/10.1109/JSSC.2013.2264617>
- [17] D.S.Shylu, Sam,J.Arolin, D.Jackuline Moni, "Design of 12 Bit 100MS/s Low Power Delta Sigma ADC Using Telescopic Amplifier," *International Conference on Circuits,Devices and Systems (ICDCS'18)*, pp.263-265, 2018. <https://doi.org/10.1109/ICDCSyst.2018.8605152>
- [18] D.S.Shylu,S.Jasmine,D.Jackuline Moni, "A Low Power Dynamic Comparator for a 12-bit Pipelined Successive Approximation Register (SAR) ADC" *International Conference on Circuits,Devices and Systems (ICDCS'18)*, pp.339-342, 2018. <https://doi.org/10.1109/ICDCSyst.2018.8605130>
- [19] D.S. Shylu Sam, S. Radha, D. Jackuline Moni, P. Sam Paul, J. Jecintha, "Design of 1-V, 12-Bit Low Power Incremental Delta Sigma ADC for CMOS Image Sensor Applications," *International Journal of Recent Technology and Engineering (IJRTE)* vol.7, no. 5S3, pp. 249-254, 2019.
- [20] D.S.Shylu ,D.Jackuline Moni,P.Sam Paul, D.Nirmal, "A Novel architecture of 10-bit 40MSPS low power pipelined ADC using a simultaneous Capacitor and Op-amp sharing Technique," *Silicon, Springer*, 14(3):1-9, 2022. <https://doi.org/10.1007/s12633-021-01241-x>
- [21] D.S.Shylu,P.Sam Paul "A 10-bit 200 MS/s pipelined ADC with parallel sampling and switched op-amp sharing technique," *Circuit World*, 47(3), 274-283, 2021. <https://doi.org/10.1108/CW-12-2020-0356>