



Aalborg Universitet

AALBORG UNIVERSITY
DENMARK

Passivity-Based Design for High-Order Harmonic Voltage Emulation of Grid Emulators

Li, Zejie; Zhao, Fangzhou; Wang, Xiongfei

Published in:

2022 International Power Electronics Conference (IPEC-Himeji 2022- ECCE Asia)

DOI (link to publication from Publisher):

[10.23919/IPEC-Himeji2022-ECCE53331.2022.9807242](https://doi.org/10.23919/IPEC-Himeji2022-ECCE53331.2022.9807242)

Publication date:

2022

Document Version

Publisher's PDF, also known as Version of record

[Link to publication from Aalborg University](#)

Citation for published version (APA):

Li, Z., Zhao, F., & Wang, X. (2022). Passivity-Based Design for High-Order Harmonic Voltage Emulation of Grid Emulators. In *2022 International Power Electronics Conference (IPEC-Himeji 2022- ECCE Asia)* (pp. 2394-2399) <https://doi.org/10.23919/IPEC-Himeji2022-ECCE53331.2022.9807242>

General rights

Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
- You may not further distribute the material or use it for any profit-making activity or commercial gain
- You may freely distribute the URL identifying the publication in the public portal -

Take down policy

If you believe that this document breaches copyright please contact us at vbn@aub.aau.dk providing details, and we will remove access to the work immediately and investigate your claim.

Passivity-Based Design for High-Order Harmonic Voltage Emulation of Grid Emulators

Zejie Li*, Fangzhou Zhao, Xiongfei Wang

Department of Energy, Aalborg University, Aalborg, Denmark

*E-mail: zl@energy.aau.dk

Abstract— The high-order (i.e., 50th~ 100th) harmonic voltage emulation is increasingly required for future grid emulators. To mitigate adverse control interactions between grid emulator and converter under test, this paper proposes a passivity-based design method for the harmonic resonant controllers of grid emulators. This method selects the phase compensation angles of resonant controllers based on the theory of constrained piecewise linear fitting. Compared to conventional passivity-based design, the proposed method avoids complicated mathematical derivations and achieves precise harmonic voltage control with the passive harmonic impedance till the critical frequency of voltage control loop. The effectiveness of the proposed method is validated by experimental results.

Keywords— Harmonic emulation, passivity-based design, compensation angle, constrained piecewise linear fitting

I. INTRODUCTION

Harmonic voltage generation is a crucial functionality of grid emulators to analyze the impact of background harmonics in realistic grids on the performance of device under test (DUT). Currently, typical grid emulators can generate 2nd~50th harmonics [1]. However, the increasing use of wide-bandgap power devices tends to inject higher-order (beyond 50th) harmonics into power grids. Consequently, higher-order (i.e., 50th~100th) harmonic voltage emulation is to be required for future converter-based grid emulators [2].

The resonant controller has been commonly used for selective harmonic voltage/current control of inverters [3], [4]. Numerous research works have been reported on the design of harmonic resonant controllers. A major issue of the higher-order harmonic resonant controller is the phase lag caused by the time delay of digital control system, which poses two important challenges: 1) the inaccurate control of harmonics with steady-state errors [5]-[8], and 2) the negative harmonic resistance at the output of inverter, which may destabilize the interconnected electrical system [9], [10].

To counteract the phase lag at the harmonic frequency, the phase compensation angles (CAs) are commonly used with the harmonic resonant controllers. Several methods of designing CAs have been reported, yet most of them are directly based on the time delay of digital control system ignoring the uncertainties of loads or power grids [5]-[8]. These methods have been proven effective to

mitigate the steady-state tracking error, yet they can still give rise to a negative harmonic resistance at the inverter output [9].

To avoid introducing negative harmonic resistance, the frequency-domain passivity theory is used to design the CAs of harmonic resonant controllers [9], [10]. Although a closed-form analytical solution of CAs is developed in [9], [10], the mathematical derivation is complicated.

This paper proposes an alternative passivity-based design method of resonant controllers for grid emulators. The approach not only avoids complicated mathematical derivations but realizes also passive harmonic impedance till the critical frequency of voltage control loop, i.e., $1/(4T_D)$, where T_D denotes the time delay of control loop. Experimental tests are conducted to verify the correctness of the presented method.

II. SYSTEM DESCRIPTION

A. Control Scheme and Time-Delay Identification

Fig. 1 illustrates the general diagram of a grid emulator connected with a DUT, where u_o and i_o are the phase voltage and current at the point of common coupling (PCC), respectively. A L filter (L_s) instead of LC filter enables to widen bandwidth of voltage control to emulate higher harmonics. The anti-aliasing low-pass filter (LPF) is utilized to mitigate high-frequency noise. In particular, the DUT is the grid-following based wind turbine system.

The single-loop voltage control with active damping (AD) in $\alpha\beta$ -frame is used for the grid emulator [11], as shown in Fig. 2, where R_{cf} is AD realized by the current feedforward control. The AD is adopted to enhance disturbance rejection and mitigate the medium-frequency negative resistance, similar to the single-loop voltage-controlled inverter with the LC filter [12].




Fig. 1. General diagram of the grid emulation system.




Fig. 2. Control diagram of the single-loop voltage control with AD.

$H(s)$ denotes the LPF, which is expressed as

$$H(s) = \frac{1}{1 + T_{LPF}s} \approx e^{-sT_{LPF}} \quad (1)$$

where T_{LPF} is the time constant of the LPF, which is equivalent as a delay link.

$G_d(s)$ represents the time delay link of digital control system, which is given by

$$G_d(s) = e^{-sT_d} \quad (2)$$

where the time delay T_d consists of computation delay, PWM delay and communication delay.

$G_v(s)$ is the voltage controller (VC) including the fundamental and resonant controllers, which is given by

$$G_v(s) = \frac{K_{r1}s}{s^2 + \omega_1^2} + \sum_{h=3,5,7,\dots} \frac{K_{rh}(s \cos \varphi_h - h\omega_1 \sin \varphi_h)}{s^2 + (h\omega_1)^2} \quad (3)$$

where the fundamental angular frequency ω_1 is equal to $2\pi f_1$. f_1 is the emulated fundamental frequency. φ_h denotes the phase-lead compensation angle (CA). Conventional design of φ_h is expressed as [9]

$$\varphi_h = h\omega_1 T_D = N_c h\omega_1 T_{sa}, \quad T_D \approx T_d + T_{LPF} \quad (4)$$

where T_D is the total time delay. T_{sa} is the sampling period. N_c is the compensation coefficient.

It is therefore necessary to identify firstly the sampling frequency and time delay for the high-order harmonic emulation. According to technical specifications of typical grid emulators (e.g., Chroma 61845 and ACS6000 based grid emulator), the AC800PEC controller adopts a 50 kHz sampling frequency for 3 kHz harmonic generation to reduce harmonic accuracy loss [13]. Therefore, considering cost, the sampling frequency of grid emulator for future 100th harmonic emulation is selected as 60 kHz. It is assumed that the communication delay in the grid simulator is same to that of AC800PEC controller, i.e., 50 μ s [14]. The cutoff frequency of the LPF is 15 kHz to filter out high-frequency noise such that T_{LPF} is 10.6 μ s. Besides communication delay and T_{LPF} , the computation delay is one sampling period T_{sa} and the PWM delay is half of the sampling period $0.5T_{sa}$ [15]. Therefore, the total time delay is given by


$$T_D \approx T_d + T_{LPF} = 85.6 \mu\text{s} \approx 5T_{sa} \quad (5)$$

B. Parameter Tuning of Active Damping

According to Fig. 2, the output impedance of grid emulator is derived as

$$Z_{GE}(s) = \frac{sL_s + R_{cf}G_d(s)H(s)}{1 + G_v(s)G_d(s)H(s)} \quad (6)$$

Since the harmonic resonator only affects the behavior


 Fig. 3. Bode diagram of output impedance under various K_a .

of output impedance near harmonic frequency point [16], the sign of real part of the output impedance, without considering harmonic resonant controllers, is given by

$$\text{sgn}\{\text{Re}\{Z_{GE}(j\omega)\}\} = \text{sgn}\left\{R_{cf} + \frac{\omega^2 L_s K_{r1}}{\omega^2 - \omega^2}\right\} \cos(\omega T_D) \quad (7)$$

To guarantee the passivity of output impedance, R_{cf} should satisfy

$$R_{cf} \geq \frac{(\pi/(2T_D))^2 L_s K_{r1}}{(\pi/(2T_D))^2 - \omega^2} \approx L_s K_{r1} K_a, \quad K_a \geq 1 \quad (8)$$

System parameters are shown in Table I. Fig. 3 shows the bode diagram of output impedance for grid emulator under various K_a , where K_{r1} is 5000 to guarantee control bandwidth of VC is not less than 1 kHz. A trade-off exists between provided the positive resistance before critical frequency $1/(4T_D)$ and introduced the negative resistance after $1/(4T_D)$. Hence, tuning K_a as 2.5.



III. PASSIVITY-BASED DESIGN OF HARMONIC RESONANT CONTROLLERS

In this section, the problem of conventional CAs ($h\omega_1 T_D$) of resonant controllers for high-order harmonic emulation is identified. A modified harmonic impedance passivity metric and the theory of constrained piecewise linear fitting are presented to design proper CAs.

A. Conventional Design Method

The single-frequency harmonic emulation is first considered. K_{rh} is selected as $0.1K_{r1}$ to guarantee a short settling time of the harmonic emulation. According to (3) and (4), the harmonic impedance passivity is primarily affected by the compensation coefficient N_c . Since the time delay is $T_D = 5T_{sa}$, N_c is 5 as the conventional design of CAs. Fig. 4 shows the bode diagram of output impedance with $N_c = 5$. Through the harmonic-order traversal from 3rd to 99th, it is found that the CAs are not sufficient to compensate phase lag caused by time delay and harmonic impedance passivity is not guaranteed when the harmonic order h is larger than 23rd.

Accordingly, the over-compensation angles (e.g., $N_c = 8$) are used and the bode diagram of output impedance is shown in Fig. 5. The over-compensation N_c enhances


 Fig. 4. Bode diagram of output impedance ($N_c=5$).

 Fig. 5. Bode diagram of output impedance ($N_c=8$).

high-frequency harmonic impedance passivity but leads to the capacitive-negative resistance before critical frequency $1/(4T_D)$. Therefore, selecting a proper CA is crucial for the high-order harmonic emulation.

B. Modified Harmonic Impedance Passivity Metric

The frequency-domain output impedance of grid emulator can be expressed as

$$Z_{GE}(j\omega) = M_z \cos(\theta) + jM_z \sin(\theta) \quad (9)$$

where M_z and θ are the magnitude and the phase response of output impedance, respectively.

The output impedance magnitude M_z at each harmonic frequency is relatively small but larger than zero. Thus, $\cos(\theta)$ is adopted to represent the passivity behavior and $\sin(\theta)$ is used to denote the performance of inductive and capacitive impedance, as shown in Fig. 6. According to the impedance-based stability analysis, it is defined that the harmonic impedance non-passive region (NPR) represents the possible instability-frequency range. Obviously, $\cos(\theta) > 0$ denotes NPR=0.

C. Proposed Design Method

From Fig. 5 and Fig. 6, it is clear that the harmonic non-passivity problem after critical frequency $1/(4T_D)$ is inevitable since an inductive-negative resistance is caused by time delay. Moreover, the grid-following based DUT usually shows the low-frequency capacitive and




Fig. 6. Metrics of passivity and impedance behavior.

high-frequency resistance-inductive impedance [16]. Hence, according to the impedance-based stability analysis, the grid emulator should guarantee the harmonic impedance passivity ($\cos(\theta) > 0$) before critical frequency and have no high-frequency capacitive impedance with negative resistance ($\cos(\theta) < 0$, $\sin(\theta) > 0$) beyond the critical frequency.


Fig. 7 shows the impact of compensation coefficient N_c for 99th harmonic emulation on the established metrics. There have been uncertain values of $\cos(\theta)$ and $\sin(\theta)$ at each harmonic frequency point. Hence, before and after harmonic frequency, two piecewise constraints for harmonic impedance passivity are defined as

$$\cos(\theta_{hp}) = \cos(\theta_{hf+f_k}) > 0 \quad (h < h_c) \quad (10)$$

$$\begin{cases} \cos(\theta_{hn}) = \cos(\theta_{hf-f_k}) > 0 \\ \cos(\theta_{hp}) = \cos(\theta_{hf+f_k}) > -D_{\max} \end{cases} \quad (h > h_c) \quad (11)$$

where f_k is 0.5~1 Hz to ensure the accuracy of harmonic impedance passivity. h_c is the critical harmonic order. D_{\max} is the maximum negative $\cos(\theta)$ for the high-order harmonic beyond h_c . ($h_c=57$, $D_{\max}=0.5$ in this article)

Based on the harmonic impedance passivity metrics and the theory of constrained piecewise linear fitting [17], a design flow of CAs is proposed in Fig. 8. The over-compensation step S_{Nc} is 0.05 and initial N_c is 5, which


 Fig. 7. Impact of N_c on modified passivity metrics under $h=99$.




Fig. 8. CA design based on the constrained piecewise linear fitting.



can guarantee that the method does not fall into an endless loop and the proper CAs can be selected.

Furthermore, a first-order piecewise fitting function between obtained N_c and h is utilized for simplicity, as shown in Fig. 9. To improve the accuracy of harmonic impedance passivity, the fitting function contains four stages, which is given by

$$\begin{cases} N_{c1} = 5 & (3 \leq h \leq 23) \\ N_{c2} = 0.0828h + 2.93 & (25 \leq h \leq 39) \\ N_{c3} = 0.2337h - 3.095 & (41 \leq h \leq 57) \\ N_{c4} = -0.0313h + 11.19 & (59 \leq h \leq 99) \end{cases} \quad (12)$$

N_c of stage 1 is same as the conventional-compensation mode. The passivity-based design of CA is highly dependent on the output impedance profile, which is not always equal to the conventional CA ($h\omega_1 T_D$). To realize the high-order harmonic impedance passivity, the CA of each harmonic resonator becomes larger with the increase of h before the critical frequency $1/(4T_D)$, and the maximum CA is about $2h\omega_1 T_D$.

Based on the fitting function, the bode diagram of output impedance is shown in Fig. 10. The presented CAs can guarantee the single-frequency harmonic impedance


 Fig. 9. The first-order piecewise fitting between N_c and h .

 Fig. 10. Bode diagram of output impedance (Presented N_c).


passivity within critical frequency $1/(4T_D)$ and mitigate the high-frequency capacitive-negative impedance.


IV. EXPERIMENTAL RESULTS

To validate the effectiveness of the theoretical analysis, a down-scaled experimental test by the three-phase pulse-width modulation (PWM) inverter with L filter is conducted, as shown in Fig. 11. Regarding the experimental setup, each phase utilizes the PEB-SiC-8024 module and output voltage is sensed by the voltage hall (LV20-P). The control hardware is the B-Box rapid prototyping controller (RCP), which features a Zynq-based Cortex-A9 ARM processor and a programmable Kintex-grade FPGA (Xilinx Zynq). The experimental parameters are shown in Table I. To simplify analysis, various passive loads are employed and the correctness of presented CAs of three cases (Stage 2,3,4) in Fig. 9 will be verified compared with conventional CAs.


TABLE I EXPERIMENTAL PARAMETERS OF THE GRID EMULATOR

Symbol	Meaning	Value
V_{PCC}	PCC voltage ($l-l$, rms)	220 V (1 p.u.)
P_o	Rated power	1.5 kW (1 p.u.)
L_s	AC inductance	5 mH (0.05 p.u.)
f_{sw}	Switching frequency	15 kHz
f_{sa}	Sampling frequency	60 kHz
T_D	Total time delay	85.6 μ s



 Fig. 11. Experimental setup of three-phase PWM inverter with L filter.



(a)




(b)




(c)

Fig. 12. Bode diagram of output impedance and experimental results for Case I (Stage 2). $h=39$, $R_{load}=160 \Omega$, $C_{load}=5 \mu\text{F}$. (a) Bode diagram. (b) $N_c=5$. (c) $N_c=6.5$.


Fig. 12(a) plots the output impedance of grid emulator (GE) with 39th harmonic resonator, as well as a paralleled RC load ($R_{load}=160 \Omega$, $C_{load}=5 \mu\text{F}$). It is clear that the load impedance intersects the GE impedance in the non-passivity region if the conventional CA is used, which leads to phase difference between GE and load is 190° , such that system is unstable. This stability analysis is further validated by the experimental results, as shown in Fig. 12(b), where u_o and i_o are the phase voltage and current. To avoid the overmodulation, emulated harmonic reference value is set as 5% of fundamental frequency magnitude. It can be seen that the oscillations in the



(a)



(b)



(c)

Fig. 13. Bode diagram of output impedance and experimental results for Case II (Stage 3). $h=57$, $R_{load}=32 \Omega$, $C_{load}=3 \mu\text{F}$. (a) Bode diagram. (b) $N_c=5$. (c) $N_c=10$.

voltage and current of grid emulator amplify the magnitude of 19th harmonic and introduce serious low-frequency harmonics. In contrast, system is stabilized with presented CA, as shown in Fig. 12(c).

Fig. 13 shows the bode diagram of output impedance and experimental results for 57th harmonic emulation with another paralleled RC load ($R_{load}=32 \Omega$, $C_{load}=3 \mu\text{F}$). Compared with the conventional CA, the GE can operate stably with presented CA. Furthermore, the experimental results have confirmed the correctness of theoretical analysis.

Similarly, Fig. 14 shows the bode diagram of output




Fig. 14. Bode diagram of output impedance and experimental results of Case III (Stage 4). $h=99$, $R_{load}=32 \Omega$, $C_{load}=0.2 \mu\text{F}$. (a) Bode diagram. (b) $N_c=5$. (c) $N_c=8$.

impedance and experimental results for 99th harmonic emulation. The undercompensated effect of conventional CA destabilizes system with a specific load. In contrast, using presented CA, system can stably generate the high-order harmonic.

V. CONCLUSIONS

This paper presents a passivity-based design guideline of the resonant controllers with compensation angles for 2nd~100th harmonic emulation in the grid emulator. Experimental results have confirmed conventional CAs fail to assure the impedance passivity at high-order

harmonic impedance passivity frequencies, whereas the proposed method can guarantee the harmonic impedance passivity within the critical frequency $1/(4T_D)$ of voltage control loop.

REFERENCES

- [1] ABB. "ABB's ACS6000 power electronics grid simulator, PEGS, tests medium voltage equipment," Accessed. Available: <https://new.abb.com/news/detail/62430/abbs-acs6000-power-electronics-grid-simulator-pegs-tests-medium-voltage-equipment>.
- [2] B. Nouri, Ö. Göksu, V. Gevorgian, and P. E. Sørensen, "Generic characterization of electrical test benches for AC- and HVDC-connected wind power plants," *Wind Energy Science*, vol. 5, no. 2, pp. 561-575, May 2020.
- [3] C. Xie, X. Zhao, K. Li, J. Zou and J. M. Guerrero, "Multirate resonant controllers for grid-connected inverters with harmonic compensation function," *IEEE Trans. Ind. Electron.*, vol. 66, no. 11, pp. 8981-8991, Nov. 2019.
- [4] Z. Li, Y. Li, P. Wang, H. Zhu, C. Liu and F. Gao, "Single-loop digital control of high-power 400-Hz ground power unit for airplanes," *IEEE Trans. Ind. Electron.*, vol. 57, no. 2, pp. 532-543, Feb. 2010.
- [5] A. G. Yepes, F. D. Freijedo, J. Doval-Gandoy, Ó. López, J. Malvar and P. Fernandez-Comesaña, "Effects of discretization methods on the performance of resonant controllers," *IEEE Trans. Power Electron.*, vol. 25, no. 7, pp. 1692-1712, Jul. 2010.
- [6] A. G. Yepes, F. D. Freijedo, O. Lopez and J. Doval-Gandoy, "Analysis and design of resonant current controllers for voltage-source converters by means of Nyquist diagrams and sensitivity function," *IEEE Trans. Ind. Electron.*, vol. 58, no. 11, pp. 5231-5250, Nov. 2011.
- [7] F. Hans, W. Schumacher, S. -F. Chou and X. Wang, "Design of multifrequency proportional-resonant current controllers for voltage-source converters," *IEEE Trans. Power Electron.*, vol. 35, no. 12, pp. 13573-13589, Dec. 2020.
- [8] F. Rojas, R. Cardenas, J. Clare, M. Diaz, J. Pereda and R. Kennel, "A design methodology of multiresonant controllers for high performance 400 Hz ground power units," *IEEE Trans. Ind. Electron.*, vol. 66, no. 8, pp. 6549-6559, Aug. 2019.
- [9] L. Harnefors, A. G. Yepes, A. Vidal and J. Doval-Gandoy, "Passivity-based stabilization of resonant current controllers with consideration of time delay," *IEEE Trans. Power Electron.*, vol. 29, no. 12, pp. 6260-6263, Dec. 2014.
- [10] L. Harnefors, A. G. Yepes, A. Vidal, and J. Doval-Gandoy, "Passivity-based controller design of grid-connected VSCs for prevention of electrical resonance instability," *IEEE Trans. Ind. Electron.*, vol. 62, no. 2, pp. 702-710, Feb. 2015.
- [11] S. A. Richter, J. von Bloh, C. P. Dick, D. Hirschmann and R. W. De Doncker, "Control of a medium-voltage test generator," in *Proc. IEEE Power Electronics Specialists Conference*, Rhodes, Greece, 2008, pp. 3787-3793.
- [12] Y. Liao, X. Wang, and F. Blaabjerg, "Passivity-based analysis and design of linear voltage controllers for voltage-source converters," *IEEE Open J. Ind. Electron. Soc.*, vol. 1, pp. 114-126, 2020.
- [13] S. Shah, P. Koralewicz, R. Wallen and V. Gevorgian, "Impedance characterization of utility-scale renewable energy and storage systems," in *Proc. ECCE*, Baltimore, MD, USA, Oct. 2019, pp. 2609-2616.
- [14] P. Koralewicz, V. Gevorgian and R. Wallen, "Multi-megawatt-scale power-hardware-in-the-loop interface for testing ancillary grid services by converter-coupled generation," in *Proc. COMPEL*, Stanford, CA, USA, 2017, pp. 1-8.
- [15] D. M. Van de Sype, K. De Gussemme, A. P. Van den Bossche, and J. A. Melkebeek, "Small-signal Laplace-domain analysis of uniformly-sampled pulse-width modulators," in *Proc. IEEE PESC*, 2004, pp. 4292-4298.
- [16] X. Wang, D. Yang and F. Blaabjerg, "Harmonic current control for LCL-filtered VSCs connected to ultra-weak grids," in *Proc. ECCE*, Cincinnati, OH, USA, 2017, pp. 1608-1614.
- [17] A. Cantoni, "Optimal curve fitting with piecewise linear functions," *IEEE Trans. Computers*, vol. C-20, no. 1, pp. 59-67, Jan. 1971.