This is the author's version of an article that has been published in this conference. Changes were made to this version by the publisher prior to publication. The final version is available at http://dx.doi.org/10.23919/EuMC.2019.8910799

# Applications of Broyden-based Input Space Mapping to Modeling and Design Optimization in High-Tech Companies in Mexico

José E. Rayas-Sánchez and Zabdiel Brito-Brito Department of Electronics, Systems, and Informatics ITESO – The Jesuit University of Guadalajara Tlaquepaque, Jalisco, 45604 Mexico erayas@iteso.mx ; zabdiel@iteso.mx

Abstract — One of the most powerful and computationally efficient optimization approaches in RF and microwave engineering is the space mapping (SM) approach to design. SM optimization methods belong to the general class of surrogatebased optimization algorithms. They are specialized on the efficient optimization of computationally expensive models. This paper reviews the Broyden-based input SM algorithm, better known as aggressive space mapping (ASM), which is perhaps the SM variation with more industrial applications. The two main characteristics that explain its popularity in industry and academia are emphasized in this paper: simplicity and efficiency. The fundamentals behind the Broyden-based input SM algorithm are described, highlighting key steps for its successful implementation, as well as situations where it may fail. Recent applications of the Broyden-based input space mapping algorithm in high-tech industries located in Mexico are briefly described, including application areas such as signal integrity and highspeed interconnect design, as well as post-silicon validation of high-performance computer platforms, among others. Emerging new applications in multi-physics interconnect design and powerintegrity design optimization are also mentioned.

*Keywords* — Broyden, DoE, equalization, eye diagram, highspeed interconnects, optimization, post-silicon validation, power integrity, signal integrity, space mapping, surrogate models.

#### I. INTRODUCTION

RF and microwave engineers have relied for decades on numerical optimization techniques for modelling enhancement and design closure [1], [2]. However, classical optimization methods are rarely used in this arena [3], given the typically high computational cost associated to the microwave models, especially when full-wave electromagnetic (EM) simulators are employed, when multi-physics numerically-based simulators are required, or when a large scale system-level optimization is needed.

One of the most powerful and computationally frugal optimization techniques in RF and microwave engineering is the space mapping (SM) approach to design [4]. The family of SM optimization methods belong to the general class of surrogate-based optimization algorithms [5]. They are tailored to efficient optimization of computationally expensive models.

This paper reviews one of the first SM methods ever

developed: the Broyden-based input SM algorithm, originally named as aggressive space mapping (ASM) [6]. This algorithm is the SM variation with more industrial applications publically documented [7], [8]. The two main characteristics that explain its popularity in industry and academia are its simplicity and efficiency. The fundamentals behind the Broyden-based input SM algorithm are illustrated, highlighting key steps for its successful implementation, as well as typical situations where it may fail. Particularly, recent applications of the Broyden-based input space mapping algorithm in high-tech industries located in Mexico are described, including application areas such as signal integrity and high-speed interconnect design, as well as post-silicon validation of highperformance server computer platforms, among others. Finally, some emerging new applications in multi-physics interconnect design, power delivery networks, and powerintegrity optimization are briefly mentioned.

#### II. BROYDEN-BASED INPUT SPACE MAPPING

A flow diagram for the Broyden-based input space mapping algorithm [9] is shown in Fig. 1. It assumes there are two models available for the design optimization problem: a coarse model, whose design parameters are in vector  $\mathbf{x}_c$  and the corresponding responses in vector  $\mathbf{R}_c$ ; and a fine model, whose design variables and responses are in  $\mathbf{x}_f$  and  $\mathbf{R}_f$ , respectively. It is also assumed that evaluating  $\mathbf{R}_f(\mathbf{x}_f)$  is very accurate but much more expensive than evaluating  $\mathbf{R}_c(\mathbf{x}_c)$ , whose evaluation is cheap but insufficiently accurate.

The algorithm starts by finding the optimal coarse model design,  $\mathbf{x}_c^*$ , usually from direct optimization of the coarse model, as indicated in Fig. 1, using classical optimization methods that typically require many objective function evaluations, which can be afforded since evaluating  $\mathbf{R}_c(\mathbf{x}_c)$  is cheap. Here,  $U(\mathbf{R}_c(\mathbf{x}_c))$  is a suitable objective function expressed in terms of the coarse model responses and the design specifications.

Matrix **B** shown in Fig. 1 is the so-called Broyden matrix: an approximation of the Jacobian of  $x_c$  with respect to  $x_f$ . The algorithm initializes **B** and  $x_f$ , and then evaluates the fine




Fig. 1. Broyden-based input space mapping algorithm, originally named as aggressive space mapping (ASM) [6]. Taken from [7].

model at this initial design. If the stopping criteria are not met, the algorithm performs parameter extraction (PE), which consists of finding the coarse model design that makes the coarse model response as close as possible to the fine model response at the current iterate (see Fig. 1). It then calculates vector f, which is the difference between the extracted parameters and the optimal coarse model design. Next it solves for h the linear system Bh = -f, from which a quasi-Newton step is obtained. It then updates B with Broyden's rank one formula, calculates the next iterate, and continues until the stopping criteria are met (see Fig. 1).

#### A. Initializing the Broyden Matrix

If  $x_f$  and  $x_c$  have the same nature and dimension, then the Broyden matrix is initialized by the identity matrix, B = I. However, if  $x_f$  and  $x_c$  have different nature or different dimension, the Broyden matrix can be initialized by

$$\boldsymbol{B} \approx \boldsymbol{J}(\boldsymbol{x}_{c}(\boldsymbol{x}_{f})) = \frac{\partial \boldsymbol{x}_{c}}{\partial \boldsymbol{x}_{f}}$$
(1)

In practice, (1) is an approximation of the Jacobian calculated by finite differences around  $\mathbf{x}_c^*$ . Evaluating (1) in this manner has a very significant cost, since it implies at least 2n fine model evaluations and parameter extractions, where *n* is the number of fine model design variables ( $\mathbf{x}_f \in \mathfrak{R}^n$ ).

## B. Initializing the Fine Model Design

If  $x_f$  and  $x_c$  have the same nature and dimension, then the fine model design is initialized simply by  $x_f = x_c^*$ . However, if  $x_f$  and  $x_c$  have different nature or dimension, the fine model design can be initialized by solving the linear system

$$\boldsymbol{B}\boldsymbol{x}_{\mathrm{f}} = \boldsymbol{x}_{\mathrm{c}}^{*} \tag{2}$$

for  $x_{f}$ , which has practically no cost once *B* is initialized.

# C. Parameter Extraction (PE)

PE consists of a local alignment between the two models at the *i*-th iteration (see Fig. 1), which can be implemented as

$$\boldsymbol{x}_{c}^{(i)} = \boldsymbol{P}(\boldsymbol{x}_{f}^{(i)}) = \arg\min_{\boldsymbol{x}_{c}} \left\| \boldsymbol{R}_{f}(\boldsymbol{x}_{f}^{(i)}) - \boldsymbol{R}_{c}(\boldsymbol{x}_{c}) \right\|$$
(3)

Notice that performing a PE is equivalent to evaluating the implicit mapping function between the two models,  $x_c = P(x_f)$ . Assuming a cheap coarse model, solving (3) by classical optimization methods (even by global meta-heuristic techniques) has a low computational cost, since the fine model response at the current iterate  $R_f(x_f^{(i)})$  is already available.

PE is the most vulnerable part of the Broyden-based input SM algorithm, since multiple local minima in (3) may lead the algorithm to oscillations or divergence [10]. In those cases, three effective remedies can be implemented to increase PE uniqueness and consistency: a) multi-point parameter extraction [10], [11]; b) statistical parameter extraction [12] to escape from poor local minima; and c) statistical PE combined with penalty functions [13].

## D. Implicit System of Non-linear Equations

As explained in [7], the Broyden-based input space mapping algorithm (see Fig. 1) is essentially equivalent to the Broyden method for solving the system of nonlinear equations

$$\boldsymbol{f}(\boldsymbol{x}_{\mathrm{f}}) = \boldsymbol{P}(\boldsymbol{x}_{\mathrm{f}}) - \boldsymbol{x}_{\mathrm{c}}^{*} = \boldsymbol{0}$$
(4)

A solution of (4) is called a space mapped solution,  $x_f^{SM}$ ; it does not necessarily matches the fine model optimal design  $x_f^*$  [7], but ensures that  $R_f(x_f^{SM})$  approximates the target  $R_c(x_c^*)$ .

Since this algorithm is equivalent to the Broyden method for solving (4), it is key for its success that  $f(x_f)$  has at least one root, or an acceptable solution, which depends on the degree of similarity between the coarse and fine models. Its level of efficiency (i. e., the number of required iterations or fine model evaluations) depends on the level of non-linearity of the mapping function  $P(x_f)$  [7].

# **III. INDUSTRIAL APPLICATIONS IN MEXICO**

#### A. High-Speed Interconnect Design

Broyden-based input SM is used in [14] to minimize the return losses in a modern package interconnect. In this particular application, developed at Intel Guadalajara, both fine and coarse models are based on the finite-element method (FEM), to simplify and generalize the development of coarse models for complex interconnect structures. The FEM-based fine model uses a detailed geometry and very fine resolution meshing; it was first validated with respect to actual physical measurements. The FEM-based coarse model uses a simplified geometry with 2D metals, neglects all kinds of losses, and it is discretized using a very coarse mesh.

A section of the optimized package interconnect geometry is shown in Fig. 2. Its optimization in [14] required only 4 fine model evaluations, reducing the return losses with respect to the initially fabricated prototype, and yielding an enhanced package design.




Fig. 2. Package interconnect: a) 3D view, b) cross-section view at the microstrip level, and c) top-view at a via. Taken from [14].

# B. Coarse Meta-Modelling for Post-Silicon Validation of Computer Platforms

One of the most important challenges in post-silicon electrical validation of high-speed input/output (HSIO) links in modern computer platforms lies in the physical layer (PHY) tuning process, where equalization (EQ) techniques are used to cancel undesired effects induced by the channels [15] (see Fig. 3). Typical industrial practices for PHY tuning in HSIO links are very time consuming and require massive lab measurements [16]. They involve validating the electrical and EM performance *vs* specifications under different industrial interfacing standards, such as PCIE, SATA, USB, and Ethernet [17]. It is only in limited scenarios where classical direct optimization for tuning knobs equalization can be applied [18], [19].

An initial step towards accelerating the PHY tuning process in post-silicon validation consists of developing suitable surrogate models. In [20]-[21], several surrogate modeling methods and design of experiments (DoE) techniques are used to find a model that approximates the system with a very reduced set of data. In [22], a metamodeling approach based on neural networks is applied to efficiently simulate the effects of a receiver equalizer PHY tuning settings, as illustrated in Fig. 4, where several DoE techniques are also used to find a neural model capable of approximating the real system behavior without requiring a large amount of actual measurements, assessing the resultant surrogate performance by comparing with measured responses on a real industrial server HSIO link.




Fig. 3. Equalization (EQ) knobs at the transmitter (Tx) and receiver (Rx) are digitally tuned to compensate for undesired effects in high-speed links of computer platforms. Figure taken from [22].




Fig. 4. HSIO server post-silicon configuration for metamodeling the Rx EQ tuning effects by using a coarse neural model. Figure taken from [22].

# C. Space Mapping Optimization for Post-Silicon Validation of Computer Platforms

The Broyden-based input SM algorithm is used in [23] to efficiently optimize the PHY tuning receiver (Rx) equalization (EQ) settings for a SATA Gen 3 channel topology. As coarse model it uses a low-cost low-precision Kriging surrogate, and as the fine model it uses the actual measurement-based postsilicon validation platform. The experimental results, based on a real industrial validation platform, demonstrated the efficiency of SM to deliver an optimal eye diagram (see Fig. 5), showing a substantial performance improvement and accelerating the typical PHY tuning process, from days to a few hours [23].

#### D. Emerging Industrial Applications

We have identified some emerging new local industrial applications of SM-based modeling and design optimization. One of them is in multi-physics interconnect design, considering the coupled EM-thermo-mechanical performance [24], [25]. Another important area of potential industrial applications of SM-based methods is in power delivery networks and power-integrity optimization [26]-[28].

#### **IV. CONCLUSION**

We have reviewed in this paper the Broyden-based input SM algorithm as well as its main industrial applications in




Fig. 5. Marginal eye diagrams: comparison between the system fine model responses at the initial Rx EQ coefficients,  $x_c^{(0)}$ , at the optimal coarse model solution,  $x_c^*$ , and at the space-mapped solution found,  $x^{SM}$ . Taken from [22].

high-tech companies in Mexico that have been publically documented.

#### REFERENCES

- J.W. Bandler and S.H. Chen, "Circuit optimization: the state of the art," *IEEE Trans. Microw. Theory Tech.*, vol. 36, no. 2, pp. 424-443, Feb. 1988.
- [2] W. J. R. Hoefer, "The continued quest for optimal microwave design," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Honolulu, HI, Jun. 2017, pp. 1505-1508.
- [3] S. Koziel, X-S Yang, and Q. J. Zhang, Simulation-Driven Design Optimization and Modeling for Microwave Engineering. London, England: Imperial College Press, 2013.
- [4] J. W. Bandler, Q. Cheng, S. A. Dakroury, A. S. Mohamed, M. H. Bakr, K. Madsen, and J. Søndergaard, "Space mapping: the state of the art," *IEEE Trans. Microw. Theory Tech.*, vol. 52, no. 1, pp. 337-361, Jan. 2004.
- [5] S. Koziel and L. Leifsson, Ed., Surrogate-Based Modeling and Optimization: Applications in Engineering, New York, NY: Springer, 2013.
- [6] J. W. Bandler, R. M. Biernacki, S. H. Chen, R. H. Hemmers, and K. Madsen, "Electromagnetic optimization exploiting aggressive space mapping," *IEEE Trans. Microw. Theory Techn.*, vol. 41, no. 12, pp. 2874-2882, Dec. 1995.
- [7] J. E. Rayas-Sánchez, "Power in simplicity with ASM: tracing the aggressive space mapping algorithm over two decades of development and engineering applications," *IEEE Microw. Magazine*, vol. 17, no. 4, pp. 64-76, Apr. 2016.
- [8] J. E. Rayas-Sánchez, "A historical account and technical reassessment of the Broyden-based input space mapping optimization algorithm," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Honolulu, HI, Jun. 2017, pp. 1495-1497.
- [9] J. W. Bandler, R. M. Biernacki, S. H. Chen, R. H. Hemmers, and K. Madsen, "Electromagnetic optimization exploiting aggressive space mapping," *IEEE Trans. Microw. Theory Techn.*, vol. 41, no. 12, pp. 2874-2882, Dec. 1995.
- [10] J. W. Bandler, R. M. Biernacki, and S. H. Chen, "Fully automated space mapping optimization of 3D structures," in *IEEE MTT-S Int. Microw. Symp. Dig.*, San Francisco, CA, Jun. 1996, pp. 753-756.
- [11] M. H. Bakr, J. W. Bandler, and N. Georgieva, "An aggressive approach to parameter extraction," *IEEE Trans. Microw. Theory Tech.*, vol. 47, no. 12, pp. 2428-2439, Dec. 1999
- [12] A. Viveros-Wacher and J. E. Rayas-Sánchez, "Analog fault identification in RF circuits using artificial neural networks and constrained parameter extraction," in *IEEE MTT-S Int. Conf. Num. EM Mutiphysics Modeling Opt. (NEMO-2018)*, Reykjavik, Iceland, Aug. 2018, pp. 1-3.
- [13] J. W. Bandler, R. M. Biernacki, S. H. Chen, and D. Omeragic, "Space mapping optimization of waveguide filters using finite element and

mode-matching electromagnetic simulators," Int. J. RF Microw. Computer-Aided Eng., vol. 9, no. 1, pp. 54-70, Jan. 1999.

- [14] J. C. Cervantes-González, C. A. López, J. E. Rayas-Sánchez, Z. Brito-Brito, and G. Hernández-Sosa, "Return-loss minimization of package interconnects through input space mapping using FEM-based models," in *Proc. SBMO/IEEE MTT-S Int. Microw. Optoelectronics Conf.* (*IMOC-2013*), Rio de Janeiro, Brazil, Aug. 2013, pp. 1-4.
- [15] F. Rangel-Patino, A. Viveros-Wacher, J. E. Rayas-Sánchez, E. A. Vega-Ochoa, I. Duron-Rosales, and N. Hakim, "A holistic methodology for system margining and jitter tolerance optimization in post-silicon validation," in *IEEE MTT-S Latin America Microw. Conf. (LAMC-2016)*, Puerto Vallarta, Mexico, Dec. 2016, pp. 1-4.
- [16] F. E. Rangel-Patiño, A. Viveros-Wacher, J. E. Rayas-Sánchez, I. Durón-Rosales, E. A. Vega-Ochoa, N. Hakim and E. López-Miralrio, "A holistic formulation for system margining and jitter tolerance optimization in industrial post-silicon validation," *IEEE Trans. Emerging Topics Computing*, (published online: 29 Sep. 2017)
- [17] F. E. Rangel-Patiño, J. E. Rayas-Sánchez, and N. Hakim, "Transmitter and receiver equalizers optimization methodologies for high-speed links in industrial computer platforms post-silicon validation," in *Int. Test Conf. (ITC-2018)*, Phoenix, AZ, Oct. 2018, pp. 1-10.
- [18] I. Duron-Rosales, F. Rangel-Patino, J. E. Rayas-Sánchez, J. L. Chávez-Hurtado, and N. Hakim, "Reconfigurable FIR filter coefficient optimization in post-silicon validation to improve eye diagram for optical interconnects," in *Int. Caribbean Conf. Devices, Circuits, and Systems (ICCDCS-2017)*, Cozumel, Mexico, Jun. 2017, pp. 85-88.
- [19] F. E. Rangel-Patiño, J. E. Rayas-Sánchez, E. A. Vega-Ochoa, and N. Hakim, "Direct optimization of a PCI Express link equalization in industrial post-silicon validation," in *IEEE Latin American Test Symp.* (LATS 2018), Sao Paulo, Brazil, Mar. 2018, pp. 1-6.
- [20] F. E. Rangel-Patiño, J. L. Chávez-Hurtado, A. Viveros-Wacher, J. E. Rayas-Sánchez, and N. Hakim, "System margining surrogate-based optimization in post-silicon validation," *IEEE Trans. Microw. Theory Techn.*, vol. 65, no. 9, pp. 3109-3115, Sep. 2017.
- [21] F. Rangel-Patino, J. L. Chávez-Hurtado, A. Viveros-Wacher, J. E. Rayas-Sánchez, and N. Hakim, "Eye diagram system margining surrogate-based optimization in a server silicon validation platform," in *European Microw. Conf. (EuMC-2017)*, Nuremberg, Germany, Oct. 2017, pp. 540-543.
- [22] F. E. Rangel-Patiño, J. E. Rayas-Sánchez, A. Viveros-Wacher, J. L. Chávez-Hurtado, E. A. Vega-Ochoa, and N. Hakim, "Post-silicon receiver equalization metamodeling by artificial neural networks," *IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems*, vol. 38, no. 4, pp. 733-740, Apr. 2019.
- [23] F. E. Rangel-Patiño, J. E. Rayas-Sánchez, A. Viveros-Wacher, E. A. Vega-Ochoa, and N. Hakim, "High-speed links receiver optimization in post-silicon validation exploiting Broyden-based input space mapping," in *IEEE MTT-S Int. Conf. Num. EM Mutiphysics Modeling Opt.* (NEMO-2018), Reykjavik, Iceland, Aug. 2018, pp. 1-3.
- [24] J. L. Chávez-Hurtado, J. E. Rayas-Sánchez, and Z. Brito-Brito, "Multiphysics polynomial-based surrogate modeling of microwave structures in frequency domain," in *IEEE MTT-S Latin America Microw. Conf. (LAMC-2016)*, Puerto Vallarta, Mexico, Dec. 2016, pp. 1-3.
- [25] J. R. del-Rey, Z. Brito-Brito, J. E. Rayas-Sánchez, and N. Izquierdo, "Temperature effects in automotive-grade high speed interconnects," in *IEEE MTT-S Latin America Microw. Conf. (LAMC-2016)*, Puerto Vallarta, Mexico, Dec. 2016, pp. 1-4.
- [26] F. Leal-Romo, J. E. Rayas-Sánchez, and J. He, "Design of experiments implementation towards optimization of power distribution networks," in *IEEE Latin American Symp. Circuits and Systems Dig. (LASCAS* 2017), Bariloche, Argentina, Feb. 2017, pp. 1-4.
- [27] F. Leal-Romo, M. Cabrera-Gómez, J. E. Rayas-Sánchez, and D. M. García-Mora, "Design optimization of a planar spiral inductor using space mapping," in *Int. Conf. Electrical Perform. Electronic Packaging Systems (EPEPS 2017)*, San Jose, CA, Oct. 2017, pp. 1-3.
- [28] F. Leal-Romo, J. L. Silva-Perales, C. López-Limón, and J. E. Rayas-Sánchez, "Optimizing phase settings of high-frequency voltage regulators for power delivery applications," in *IEEE Workshop on Signal* and Power Integrity (SPI 2018), Brest, France, May 2018, pp. 1-4.