A Dumbbell Type (D-Type) Multilevel Inverter Based on Switched

Capacitor Concept

Erfan Azimi^{1,*}, Aliakbar Tavasoli², Hossein Hafezi³, and Alireza Nateghi⁴

¹Department of Electrical and Computer Engineering, Noshirvani University of Technology,

Babol, Iran.

²Department of Electrical Engineering, Islamic Azad University, south Tehran branch, Iran.

³Faculty of Information Technology and Communication Sciences, Tampere University,

Tampere, Finland.

⁴Faculty of Electrical Engineering, Shahid Beheshti University, Tehran, Iran.

E-mail: Erfan.azimi.eab@gmail.com

E-mail: tavasolialiakbar@gmail.com

E-mail: hossein.hafezi@tuni.fi

E-mail: a nateghi@sbu.ac.ir

*Corresponding author: Erfan Azimi

Erfan Azimi was born in Babol, Iran in 1991. He received the B.Sc. and M.Sc. power engineering in

2013 and 2016. Currently, he is a researcher at Noshirvani University of Technology, Babol, Iran. His

current research interests are Power Converters, Micro-Grids, and Renewable Energy.

Aliakbar Tavasoli completed his M.Sc. degree in power engineering from Islamic Azad University,

South Tehran Branch in 2019. His research interests include microgrids and energy converters.

Hossein Hafezi is currently University Lecturer with Tampere University, Finland. His research

interests include power electronics application in power quality improvement and smart grids systems,

renewable energies integration into modern, Hybrid DC-AC distribution systems and Microgrids.

Alireza Nateghi received the Ph.D. Shahid Beheshti University, Iran, in 2015. He is currently an

Assistant Professor with Shahid Beheshti University, Tehran, Iran. His research interests are power

converters and their application in renewable energy.

A Dumbbell Type (D-Type) Multilevel Inverter Based on Switched Capacitor Concept

In this paper, a new single-phase seven level inverter with reduced device count is introduced. The structure can boost the input voltage by synthesizing the capacitors' voltages in predetermined current paths. A single DC voltage source is utilized to generate the output AC staircase waveform, which is facilitated via Nearest Level Control. Self-voltage balancing ability, less number of semiconductor devices, high efficiency and control simplicity are the most significant inherent attributes of the proposed circuit. It is also noticeable that in this configuration neither bulky transformer/inductor nor filters are applied. Power loss calculation and required capacitance of the proposed inverter are investigated and theoretical efficiency of 93.31% was reached. Moreover, the proposed converter operates under various load conditions with lower Total Harmonic Distortion compared to recent topologies. Ultimately, operating principles of the proposed D-Type seven-level Inverter and simulation results in MATLAB SIMULINK environment are validated by experimental ones obtained from the laboratory prototype.

Keywords: Multilevel Inverter (MLI), Single-source, Switched-Capacitor (SC), step-up, Nearest Level Control, self-balancing.

1. Introduction

With the expansion of renewable energy application in power systems, the role of inverters are intensified which have led to augmentations of different aspects especially in cost, efficacy and quality of such systems [1]. According to S. Debnath and co-authors, high voltage and high power inverters are vitally required in bulk power controls [2].

The flourish of inverters were firstly started from three level topologies which suffered from both high voltage stress across the circuit components and Total Harmonic Distortion (THD) considering their component's low ratings [3]. Such limitations resulted in Multi-Level Inverters (MLI) origin which are widely implemented in daily used devices in residence and industries [4]. Based on the quality, type of source and

high/medium power demand of the circuit, these topologies are divided into Neutral Point Clamp (NPC) [5], Flying Capacitor (FC) [6], Cascade H-Bridge (CHB) [7] and Switched Capacitor (SC) [8] categories. Initial circuit configuration of each group has its pros and cons which requires more attention. For instance, voltage balancing in Direct Current (DC) link capacitors caused by limited switching states is an important issue for NPC and FC structures. While in CHBs, demanding several DC sources results in cost and size increment of the topology. Considering these aspects beside ease of controllability, has led to more prominent utilization of SC structures in power electronics such as: Fuel cell system [9], Fluorescent lamp [10], White Light-Emitting Diodes (WLED), Op-Amp, Liquid Crystal Display (LCD) drivers, Uninterruptible Power Supplies (UPS) [11], LASERs, Radars, X-Rays [12], Electrical Vehicles (EVs) [13], Grid integration of renewable energy systems [14], High frequency Alternative Current (AC) Microgrid [15], High frequency AC power distribution system [16], High-frequency-link DC transformer for Medium Voltage DC (MVDC) power distribution [17] and Magnetic Resonance Imaging (MRI) [18].

Although SC structures benefit from abovementioned advantages, they require some considerations in number of semiconductors, choosing appropriate capacitors and suitable output to input ratio whether they have boosting ability or not [19]. The advance of SCs is limited due to requiring so many switches and diodes which has necessitated the attention of many researchers in this criterion [20]; Therefore, several novel single-source SC-based concepts with reduced number of switches were proposed in [3, 12, 17].

Furthermore, boosting capability is an important obligation in industries, particularly in grid integration of renewable energy systems. Thus, Hinago and Koizumi proposed another SC-based MLI that steps the input voltage up to three times in the output

without using any inductors nor transformers [21]. Whereas, in [22] a new MLI topology including H-bridges and SC units is introduced.

This research aims to achieve a suitable arrangement of switches that improves Peak Inverse Voltage (PIV), Total Standing Voltage (TSV), THD, and obviously overall economic implementation cost. Consequently, the presented article reveals a novel single-source seven level inverter based on switched capacitor category. Realization feasibility by using a simple control strategy and generating negative voltage levels without any auxiliary circuit are other pros of the D-Type topology. Also, it is suitable for both medium power and voltage application. In order to achieve these goals, this study is organized as follows: Section 2 illustrates the description, principle of operation, switching patterns, Modulation strategy and expansion of the proposed topology. Moreover, a comprehensive comparison of D-type structure with other seven-level circuit configurations is performed in section 3. Then, determination of circuit capacitances with regard to power loss and efficiency calculations are discussed in Section 4. Furthermore, simulation results of the proposed topology are brought in section 5 and then the performance of the D-Type inverter is investigated through experimental tests in the laboratory environment. Ultimately, Section 6 of this paper is devoted to Conclusion.

2. Familiarization with D-Type structure

2.1. Topology Description

The structure of the proposed single-phase inverter is illustrated in Figure 1. Similar to other SCs, the operation of D-Type configuration depends on synthesizing the capacitors' voltages in a predetermined pattern to achieve the desired output waveform. This circuit configuration consists of 2 capacitors (C_1 and C_2), 8 unidirectional (S_1 to S_4 and S_6 to S_9) and one bidirectional (S_5) switches (in this case, MOSFET). Both capacitors

directly are charged up to V_{in} , via a single DC source. Then, by utilizing 9 gate driver circuits and applying Nearest Level Control (NLC), a seven level staircase AC voltage (3Vin, 2Vin, Vin, 0, -Vin, -2Vin, -3Vin) is generated across the load.




Figure 1. The structure of the proposed 7-level SCMLI (Vout = Va - Vb)

2.2 Operating principles

The output staircase waveform of the D-type inverter includes 3 positive, 3 negative and zero levels. Each level is achieved by synthesizing the voltages of the capacitors. Reaching the required waveform necessitates sufficient charge of the capacitors to the desired voltage through the predetermined current paths as depicted in Figure 2. According to Figure 2.a, the input source directly charges the capacitor C_1 up to V_{in} via S_2 , S_3 , S_5 , and S_6 switches. Similarly, as shown in Figure 2.b, capacitor C_2 is charged by the source via S_1 , S_4 , S_5 and S_7 switches up to V_{in} .





Figure 2. Predefined charging paths for capacitors (a) C₁ and (b) C₂

Furthermore, during charge and discharge intervals, rated voltage boundaries of the semiconductor devices should be considered. Hence, specific switching patterns for charging and discharging of the capacitors should be defined. In this case, the switching states of the D-Type topology is brought in Table 1; Note that the state of each switch in Table 1, is shown by either 1 or 0 that represent ON or OFF, respectively.

| | Active Switches | | | | | | | | | |
|-------|-----------------|----|----|----|----|-----------|----|----|----|---------------|
| state | S1 | S2 | S3 | S4 | S5 | S6 | S7 | S8 | S9 | V_{ab} |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | +3Vdc |
| 2 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | +2 <i>Vdc</i> |
| 3 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | +1Vdc |
| 4 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| 5 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 |
| 6 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | -1Vdc |
| 7 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | -2Vdc |
| 8 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | -3Vdc |

The corresponding paths of eight abovementioned switching states are illustrated in Figure 3. As can be seen, the D-type topology benefits from the fact that the DC source can simultaneously supply the load and charge the capacitors C_1 and C_2 in levels $-IV_{in}$ and $+IV_{in}$, respectively. For levels $\pm 2V_{in}$, the two capacitors feed the load themselves. While in levels $\pm 3V_{in}$, the input source joins them in series.






Figure 3. Predefined charging/discharging paths for D-Type inverter

2.3 Modulation Approach

The NLC technique is used for the operation of the proposed D-Type MLI to generate the desired near sinusoidal staircase output voltage with a 50Hz frequency. This strategy is an offline method to track the closest voltage level of the sample staircase waveform (V_{nl}) to the reference voltage (V_{ref}) [23]. As shown in Figure 4.a, the waveform is shaped by comparing the V_{ref} and desired output voltage (staircase) waveform. Then, the V_{nl} is determined by:

$$V_{nl} = \frac{1}{V_{in}} round(V_{ref}) \tag{1}$$

Afterward, the switching angles t_i (i = 1, 2, 3) and time intervals of each voltage level are determined. Finally, using the switching states of Table 1 and based on the charging and discharging modes of the capacitors, appropriate switching state for making each voltage level is selected (Figure 4.b) [20].




Figure 4. NLC Method for the proposed 7-level SCMLI (a) NLC Scheme Waveform (b) Logic scheme

By applying this strategy, process speed improves and also calculations and implementation is simplified. In addition, allowing small steps of voltage levels and also low switching frequency, leads to the favourability of this strategy especially for MLIs. Hence, sufficient switching states of the D-Type topology could be adapted from Table 1 for each voltage level of the output.

2.4 Structural Comparison

An extensive study on D-Type structure and other seven-level inverters are presented in Table 2. These topologies are compared in terms of the number of switches, diodes, capacitors, drive circuits, input sources, *PIV*, *TSV* (*PIV* is the maximum voltage that each switch has to withstand when it is off and *TSV* is the sum of the *PIVs* of all switches in a prototype), boost ratio, and *THD*. It is crucial in an MLI topology design to use maximum achievable rating of switches. In some studies, the number of switches is rather low, while they operate with higher voltage stress. Thus, decreasing the number of switches by increasing the standing voltage in standard range is an important aspect which should be considered in comparison. Moreover, boosting ratio is the proportion of the output amplitude to the input source or the sum of input sources if there are more than one source.

As can be seen, topologies introduced in [29], [28] and [30] need less active switches, but it is important that they cannot boost the input voltage. Unlike the D-Type circuit, authors in [31], [32] and [30] introduced structures that require several isolated DC sources and the amplitude of the output does not exceed the sum of input voltages (they cannot boost the input voltage). One may note that [26] is a single-source topology with the ability to boost the input voltage. However, it suffers from higher *THD* than the proposed circuit.

It is noteworthy that unlike most other boost SC-MLIs, the proposed D-Type concept requires less semiconductor devices and also less gate driver circuits to generate the same output levels. In addition, having the lowest amount of the *TSV* and *THD* makes the proposed structure suitable for medium / high voltage application.

Table 2. Comparison of Different 7-Level Topologies

| Reference | Switches | Diodes | Drivers | Capacitors | Source | $PIV\left({^{*}Vin} ight)$ | $TSV\left(*Vin ight)$ | THD (%) | Boost ratio |
|-----------|----------|--------|---------|------------|--------|------------------------------|------------------------|---------|-------------|
| D-Type | 10 | 10 | 9 | 2 | 1 | 2 | 14 | 12.72 | 3 |
| [24] | 16 | 16 | 14 | 2 | 1 | 1 | 16 | - | 3 |
| [25] | 10 | 10 | 10 | 2 | 1 | 3 | 18 | 25.4 | 3 |
| [26] | 7 | 11 | 7 | 2 | 1 | 3 | 21 | - | 3 |
| [27] | 14 | 14 | 14 | 2 | 1 | 1 | 14 | 15.02 | 3 |
| [28] | 7 | 9 | 7 | 3 | 1 | 1 | 5 | - | 1 |
| [29] | 8 | 8 | 8 | 0 | 2 | 2 | 12 | 22.47 | 1 |
| [30] | 8 | 8 | 8 | 0 | 2 | 3 | 18 | 9.31 | 1 |
| [31] | 10 | 10 | 7 | 0 | 3 | 3 | 19 | 19.05 | 1 |
| [32] | 12 | 12 | 12 | 0 | 3 | 1 | 12 | 20 | 1 |

3. Discussion

This section is devoted to an extensive discussion over the essential calculations for capacitances besides the losses and efficacy's determination. At last, possible extension forms of D-Type inverter for higher voltage levels are investigated.

3.1 Theoretical determination of the Capacitances

In order to achieve self-balancing for the voltage of the capacitors and avoid undercharging, the capacitances must be carefully specified. As a result, no external balancing circuit would be required. Therefore, two main factors should be taken into consideration: the first factor is related to the load current amplitude and its phase difference with the load voltage. The second one is discharging time of the capacitors while maintaining their voltage ripples within an acceptable boundary. The maximum charge drawn from each capacitor is calculated by [19, 21]:

$$\Delta Q_{Ci} = \int_{t_o}^{t_{2i}} I_{out} \sin(2\pi f_o t - \phi) dt \tag{2}$$

where in this relation f_o and I_{out} represent the output frequency and the load current amplitude, respectively. Besides, the period of $[t_{Ii}, t_{2i}]$ is the longest discharging time interval for each capacitor, which demonstrates the worst possible condition. It should be noted that both capacitors C_1 and C_2 have the same capacitance values and the equivalent capacitance of the circuit (C_{eq}) while supplying the load can be determined by:

$$C_{eq} \ge \frac{\Delta Q_C}{k \ V_{eq}} \tag{3}$$

where, k is the maximum acceptable voltage ripple. Since both capacitors are directly charged by the input source (Figure 3.a and b), their voltages are equal.

$$V_{C1} = V_{C2} = V_{in} (4)$$

3.2 Power Loss and Efficiency Analysis

The overall power loss of the circuit mostly originates from conduction losses and semiconductors switching. The conduction loss is caused by current flowing through circuit components which is obtained from [33]:

$$P_{con-L} = P_{con-L}^{sw} + P_{con-L}^{D} = (k_1 N_{on}^{sw} + k_2 N_{on}^{D}) I_{av-L} + (k_1 R_{on}^{sw} + k_2 R_{on}^{D}) I_{rms-L}^{2}$$
(5)

in which I_{av-L} and I_{rms-L} represent the average and Root Mean Square (RMS) current values of voltage level L ($L=0, \pm 1, \pm 2, \pm 3$), respectively. Furthermore, Table 3 determines parameters k_1 and k_2 , that are the number of switches and diodes involved in producing level L.

Table 3. Number of semiconductors involved in each level

| Voltage Level | Number of Switches (k1) | Number of Diodes (<i>k</i> 2) | |
|---------------|-------------------------|--------------------------------|--|
| +3 V in | 4 | 0 | |
| +2 V in | 3 | 1 | |
| +1 V in | 3 | 1 | |
| 0 | 2 | 2 | |
| -1 V in | 1 | 3 | |
| -2 V in | 1 | 3 | |
| -3 V in | 0 | 4 | |

Lastly, total conduction losses can be calculated as:

$$P_{con} = \sum_{L=-3}^{3} P_{con-L} \tag{6}$$

On the other hand, switching loss deals with inherent characteristics of switches which is mainly caused by delays of the semiconductor devices in the course of turning ON and OFF. This source of loss can be determined by the following equations [34]:

$$P_{sw-n(ON)} = f_{sw} \int_{0}^{t_{on}} V_{off \ state-n}(t) . i(t) dt = \frac{1}{6} f_{sw} V_{off \ state-n} I_{on \ state-n} t_{on}$$
(7)

$$P_{sw-n(OFF)} = f_{sw} \int_0^{t_{off}} V_{off \ state-n}(t) \cdot i(t) dt = \frac{1}{6} f_{sw} V_{off \ state-n} I_{on \ state2-n} t_{off}$$

$$\tag{8}$$

Where, f_{sw} is the switching frequency, $V_{off\ state-n}$ represents the off-state voltage of n^{th} switch, $I_{on\ state1-n}$ is the current of n^{th} switch when the switch is completely turned on, and $I_{on\ state2-n}$ shows the current of n^{th} switch before turning off. Consequently, total switching loss of the circuit is calculated by:

$$P_{sw} = \sum_{n=1}^{N-switch} \left(\sum_{j=1}^{N_{on(n)}} P_{sw-on(nj)} + \sum_{j=1}^{N_{off(n)}} P_{sw-off(nj)} \right)$$
(9)

Consider that $N_{on(n)}$ and $N_{off(n)}$ are the number of times which n^{th} switch turns on and off, throughout one cycle. Hence, the overall power loss is:

$$P_{loss} = P_{con} + P_{sw} \tag{10}$$

At last, efficiency (η) is obtained from:


$$\eta = \left(\frac{P_{out}}{P_{out} + P_{loss}}\right) \times 100 \tag{11}$$

The theoretical efficiency of the proposed D-Type topology for R_{load} =87.5 ohm V_{in} = 30V, $V_{out-max}$ = 90V, f_{out} = 50Hz and IRFP460 MOSFET switch characteristics, was reached to 93.31%.

3.3 Topology Expansion

Achieving higher voltage levels (and/or output power) to increase the quality of output waveform is possible either by extending or cascading the structure as depicted in Figure 5.a and 5.b, respectively.

In some application, higher voltage levels might be required, hence the extended circuit configuration as shown in Figure 5.a is introduced. In this case, the low voltage (low /high current) DC input source is converted to a higher voltage /lower current AC output. Moreover, since all the capacitors are charged equally up to V_{in} , the output voltage is the sum of the capacitors' voltages.






Figure 5. Expansion of D-Type structure (a) extended, (b) cascaded topology

However, in some cases such as solar panels, multiple DC sources are available. In this circumstance, cascading the structure as in Figure 5.b could be a satisfactory option to collect the voltage of several panels (as V_{in}) and connect them to reach higher AC output voltages in both stand-alone and grid-connected application.

4. Results

In order to evaluate the proposed D-Type inverter, an extensive simulation and experimental investigation are accomplished. Results are exclusively described in associated sections.


4.1 Simulation Results

Simulations of the D-Type topology were done in MATLAB Simulink software. The specifications of the simulation are brought in Table 4. The converter is studied under various loads. Next, the extended form of this converter is investigated. The NLC technique is used for operation of the inverter as discussed in section 2.3.

Table 4. Simulation parameters

| Parameter | Value | | |
|--------------------------|------------------------------|--|--|
| Input voltage (Vin) | 30 V | | |
| Number of voltage levels | 7 | | |
| Maximum output voltage | 90 V | | |
| Output frequency | 50 Hz | | |
| Switches | MOSFET | | |
| Capacitors | $C1=C2=4700 \ \mu F$ | | |
| Load | $R=87.5 \Omega$, $L=103 mH$ | | |

Figure 6.a shows the output voltage and current waveforms for V_{in} =30 Volts and a pure resistive load of R=87.5 Ω . The corresponding capacitors voltages are brought in Figure 6.b. Note that the amplitude of the output voltage is 3 times the input and each level equals $I \times V_{in}$. Also, Figure 6.c brings the output waveforms of a resistive-inductive load of R=87.5 Ω and L=103mH. The harmonic spectrum of the load voltage is illustrated in Figure 6.d. It reveals that the Voltage THD is 12.17 percent and the amplitude of all unwanted voltage harmonics is below 5 percent of the fundamental one.






Figure 6. Simulation results of the D-Type inverter, (a) output voltage and current waveforms of a R-load $(R=87.5\Omega)$, (b) Capacitors voltages, (c) output waveforms of a R-L load $(R=87.5\Omega, L=103mH)$, and (d) Harmonic spectrum of the output voltage

Moreover, a 13-Level cascaded structure of Figure 5.b comprised of two identical modules was simulated. The parameters of the simulation are as described in Table 4. Using two identical power supplies resulted in generating a maximum of $6 \times V_{in}$ boosting ratio, depicted in Figure 7.a. Capacitors voltages as presented in Figure 7.b show that for a desired tolerance, voltages of all four capacitors are self-balanced (without any auxiliary circuit). Furthermore, harmonic content for the 13-Level output voltage with the overall THD of 7.16 percent is illustrated in Figure 7.c.





Figure 7. Simulation results of the Cascaded D-Type inverter, (a) output voltage and current waveforms of a R-L load ($R=87.5\Omega$, L=103mH), (b) Capacitors voltages, and (c) Harmonic spectrum of the output voltage

4.2 Experimental Results

Simulation results of a single-cell seven level D-Type topology is validated by a laboratory prototype, shown in Figure 8.a. The parameters of the prototype device are given in Table 5 and the rating of the utilized MOSFETs are briefly presented in Table 6. Furthermore, Figure 8.b illustrates the control diagram of the circuit switches where gate drive pulses are made by ATMEGA16 microcontroller based on offline NLC calculations. Then, gate pulses are amplified to turn switches on and off, with the control circuit being isolated from the power circuit (using Opto-isolator, HCPL3120).






Figure 8. (a) Laboratory prototype of the proposed topology, (b) Control diagram of the circuit switches


Table 5. Specification of the laboratory setup

| Parameter | Value | | |
|--------------------------|------------------------------|--|--|
| Input voltage (Vin) | 30 V | | |
| Number of voltage levels | 7 | | |
| Maximum output voltage | 90 V | | |
| Output frequency | 50 Hz | | |
| Switches | IRFP460-MOSFET | | |
| Capacitors | C1=C2= 4700 µF | | |
| Load | $R=87.5 \Omega$, $L=103 mH$ | | |


Table 6. Specification of the utilized MOSFET switches

| Parameter | Value | | |
|--|----------|--|--|
| Range of voltage | 500 V | | |
| Range of current | 20 A | | |
| Rise time | 15 n sec | | |
| Fall time | 25 n sec | | |
| On state resistance | 0.27 Ω | | |
| On state voltage | 2 V | | |
| On state voltage for antiparallel diode | 1.6 V | | |
| On state resistance for antiparallel diode | 0.02 Ω | | |


The experimental results of the test setup for different type of conditions are illustrated in Figure 9. Figure 9.a shows the output waveforms for a pure resistive load $(R=87.5\,\Omega)$. The output voltage and current waveforms are comprised of seven steps peak to peak in which every voltage step is 30 V. The setting of the voltage and current probes are on 25 V and 1 A per division, respectively. Similarly, Figure 9.b depicts output waveforms for a resistive-inductive (R-L) load. Where, the setting of the voltage and current probes are on 40 V and 1 A per division, respectively. Besides, Figure 9.c shows the voltages of the capacitors. Figure 9.d represents the experimental output voltage harmonic spectrum of the proposed D-Type MLI.



(a) CH1: 25 V/div, CH2: 1 V/div, 5 ms time/div



(b) CH1: 40 V/div, CH2: 1 V/div, 5 ms time/div



(c) CH1: 100 V/div, CH2: 10 V/div, CH4: 10 V/div, 5 ms time/div




Figure 9. Experimental results of the proposed D-type (a) R load (5 ms time/div) (b) R-L load (5 ms time/div), (c) output and capacitor voltages (5 ms time/div) and (d) Experimental harmonic spectrum of the output voltage.

Then, the performance of the inverter under sudden load change is examined. In this case, the load repeatedly changes from $Z_1 = 87.5 \Omega$ to $Z_2 = Z_1 \parallel (95 \Omega + 103 mH)$ with the frequency of 10 Hz (Figure 10). In other words, the system supplies a resistive load (87.5 Ω), at first. Then, an R-L load with amplitude of $R = 95 \Omega$, L = 103 mH connects to the load in parallel.




Figure 10. Capacitor voltages and load current under sudden load change (CH2: 1~V/div, CH3: 10~V/div, CH4: 10~V/div)

5. Conclusion

In this paper, a novel seven-level inverter cell based on switched-capacitor approach with self-balancing capability is introduced. The NLC strategy is applied for the operation of the proposed D-Type inverter. Moreover, a comparative study indicates that the D-Type topology performs better compared with recent topologies for the same output levels while it needs less number of circuit components. The evaluation of the D-Type structure is performed through theoretical analyses accompanied by simulation in

MATLAB Simulink software representing 93.31 percent efficiency. Also, a 13-Level cascaded structure comprised of two identical modules is presented, increasing the boosting ratio to six and further decreasing output voltage THD. Finally, the operation of the seven level D-type topology is validated by experiments applied to a laboratory prototype.

References

- [1] S. Kouro *et al.*, "Recent advances and industrial applications of multilevel converters," *IEEE Transactions on industrial electronics*, vol. 57, no. 8, pp. 2553-2580, 2010.
- [2] S. Debnath, J. Qin, B. Bahrani, M. Saeedifard, and P. Barbosa, "Operation, control, and applications of the modular multilevel converter: A review," *IEEE transactions on power electronics*, vol. 30, no. 1, pp. 37-53, 2015.
- [3] K. K. Gupta, A. Ranjan, P. Bhatnagar, L. K. Sahu, and S. Jain, "Multilevel inverter topologies with reduced device count: A review," *IEEE Transactions on Power Electronics*, vol. 31, no. 1, pp. 135-151, 2016.
- [4] L. G. Franquelo, J. Rodriguez, J. I. Leon, S. Kouro, R. Portillo, and M. A. Prats, "The age of multilevel converters arrives," *IEEE industrial electronics magazine*, vol. 2, no. 2, pp. 28-39, 2008.
- [5] A. Nabae, I. Takahashi, and H. Akagi, "A new neutral-point-clamped PWM inverter," *IEEE Transactions on industry applications*, no. 5, pp. 518-523, 1981.
- [6] T. Meynard and H. Foch, "Multi-level choppers for high voltage applications," *EPE journal*, vol. 2, no. 1, pp. 45-50, 1992.
- [7] A. Mokhberdoran and A. Ajami, "Symmetric and asymmetric design and implementation of new cascaded multilevel inverter topology," *IEEE transactions on power electronics*, vol. 29, no. 12, pp. 6712-6724, 2014.
- [8] O.-C. Mak and A. Ioinovici, "Switched-capacitor inverter with high power density and enhanced regulation capability," *IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications*, vol. 45, no. 4, pp. 336-347, 1998.
- [9] A. Emadi, S. S. Williamson, and A. Khaligh, "Power electronics intensive solutions for advanced electric, hybrid electric, and fuel cell vehicular power systems," *IEEE Transactions on Power Electronics*, vol. 21, no. 3, pp. 567-577, 2006.
- [10] Y.-H. Chang, "Design and analysis of multistage multiphase switched-capacitor boost DC–AC inverter," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 58, no. 1, pp. 205-218, 2011.
- [11] M. Alsolami, K. A. Potty, and J. Wang, "A Gallium-Nitride-Device-Based Switched Capacitor Multiport Multilevel Converter for UPS Applications," *IEEE Transactions on Power Electronics*, vol. 32, no. 9, pp. 6853-6862, 2017.
- [12] D. F. Cortez and I. Barbi, "A Three-Phase Multilevel Hybrid Switched-Capacitor PWM PFC Rectifier for High-Voltage-Gain Applications," *IEEE Transactions on Power Electronics*, vol. 31, no. 5, pp. 3495-3505, 2016.

- [13] L. M. Tolbert, F. Z. Peng, and T. G. Habetler, "Multilevel converters for large electric drives," *IEEE Transactions on Industry Applications*, vol. 35, no. 1, pp. 36-44, 1999.
- [14] K. V. Iyer, R. Baranwal, and N. Mohan, "A High-Frequency AC-Link Single-Stage Asymmetrical Multilevel Converter for Grid Integration of Renewable Energy Systems," *IEEE Transactions on Power Electronics*, vol. 32, no. 7, pp. 5087-5108, 2017.
- [15] J. Zeng, J. Wu, J. Liu, and H. Guo, "A Quasi-Resonant Switched-Capacitor Multilevel Inverter With Self-Voltage Balancing for Single-Phase High-Frequency AC Microgrids," *IEEE Transactions on Industrial Informatics*, 2017.
- [16] J. Liu, K. Cheng, and Y. Ye, "A cascaded multilevel inverter based on switched-capacitor for high-frequency AC power distribution system," *IEEE transactions on power electronics*, vol. 29, no. 8, pp. 4219-4230, 2014.
- [17] Y. Wang, Q. Song, Q. Sun, B. Zhao, J. Li, and W. Liu, "Multilevel MVDC Link Strategy of High-Frequency-Link DC Transformer Based on Switched Capacitor for MVDC Power Distribution," *IEEE Transactions on Industrial Electronics*, vol. 64, no. 4, pp. 2829-2835, 2017.
- [18] J. Sabate, L. J. Garces, P. M. Szczesny, Q. Li, and W. F. Wirth, "High-power high-fidelity switching amplifier driving gradient coils for MRI systems," in *Power Electronics Specialists Conference*, 2004. PESC 04. 2004 IEEE 35th Annual, 2004, vol. 1, pp. 261-266: IEEE.
- [19] A. Khodaparast, J. Adabi, and M. Rezanejad, "A step-up switched-capacitor multilevel inverter based on 5-level T-type modules," *IET Power Electronics*, vol. 12, no. 3, pp. 483-491, 2018.
- [20] A. Khodaparast, E. Azimi, A. Azimi, M. E. Adabi, J. Adabi, and E. Pouresmaeil, "A New Modular Multilevel Inverter Based on Step-Up Switched-Capacitor Modules," *Energies*, vol. 12, no. 3, p. 524, 2019.
- [21] Y. Hinago and H. Koizumi, "A switched-capacitor inverter using series/parallel conversion with inductive load," *IEEE Transactions on Industrial Electronics*, vol. 59, no. 2, pp. 878-887, 2012.
- [22] E. Babaei and S. S. Gowgani, "Hybrid multilevel inverter using switched capacitor units," *IEEE Transactions on Industrial Electronics*, vol. 61, no. 9, pp. 4614-4621, 2014.
- [23] G. T. Son *et al.*, "Design and control of a modular multilevel HVDC converter with redundant power modules for noninterruptible energy transfer," *IEEE Transactions on Power Delivery*, vol. 27, no. 3, pp. 1611-1619, 2012.
- [24] S. S. Lee, "A single-phase single-source 7-level inverter with triple voltage boosting gain," *IEEE Access*, vol. 6, pp. 30005-30011, 2018.
- [25] A. Tsunoda, Y. Hinago, and H. Koizumi, "Level-and phase-shifted PWM for seven-level switched-capacitor inverter using series/parallel conversion," *IEEE Transactions on Industrial Electronics*, vol. 61, no. 8, pp. 4011-4021, 2013.
- [26] Y. Ye, K. W. E. Cheng, J. Liu, and K. Ding, "A step-up switched-capacitor multilevel inverter with self-voltage balancing," *IEEE Transactions on industrial electronics*, vol. 61, no. 12, pp. 6672-6680, 2014.
- [27] A. Taghvaie, J. Adabi, and M. Rezanejad, "A self-balanced step-up multilevel inverter based on switched-capacitor structure," *IEEE Transactions on Power Electronics*, vol. 33, no. 1, pp. 199-209, 2017.
- [28] J.-S. Choi and F.-s. Kang, "Seven-level PWM inverter employing series-connected capacitors paralleled to a single DC voltage source," *IEEE Transactions on Industrial Electronics*, vol. 62, no. 6, pp. 3448-3459, 2014.

- [29] L. Ren, C. Gong, K. He, and Y. Zhao, "Modified hybrid modulation scheme with even switch thermal distribution for H-bridge hybrid cascaded inverters," *IET Power Electronics*, vol. 10, no. 2, pp. 261-268, 2017.
- [30] R. Uthirasamy, V. K. Chinnaiyan, U. S. Ragupathy, and J. Karpagam, "Investigation on three-phase seven-level cascaded DC-link converter using carrier level shifted modulation schemes for solar PV system applications," *IET Renewable Power Generation*, vol. 12, no. 4, pp. 439-449, 2017.
- [31] S. S. Lee, M. Sidorov, N. R. N. Idris, and Y. E. Heng, "A symmetrical cascaded compact-module multilevel inverter (CCM-MLI) with pulsewidth modulation," *IEEE Transactions on Industrial Electronics*, vol. 65, no. 6, pp. 4631-4639, 2018.
- [32] M. Ahmed, A. Sheir, and M. Orabi, "Real-time solution and implementation of selective harmonic elimination of seven-level multilevel inverter," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 5, no. 4, pp. 1700-1709, 2017.
- [33] A. K. Sadigh, V. Dargahi, and K. A. Corzine, "Analytical determination of conduction and switching power losses in flying-capacitor-based active neutral-point-clamped multilevel converter," *IEEE Transactions on Power Electronics*, vol. 31, no. 8, pp. 5473-5494, 2016.
- [34] E. Zamiri, N. Vosoughi, S. H. Hosseini, R. Barzegarkhoo, and M. Sabahi, "A new cascaded switched-capacitor multilevel inverter based on improved series—parallel conversion with less number of components," *IEEE Transactions on Industrial Electronics*, vol. 63, no. 6, pp. 3582-3594, 2016.