# DESIGN AND IMPLEMENTATION OF A PC-BASED HEART RATE VARIABILITY AND RESPIRATION RECORDING SYSTEM 

A THESIS<br>SUBMITTED TO THE DEPARTMENT OF ELECTRICAL AND<br>ELECTRONICS ENGINEERING<br>AND THE INSTITUTE OF ENGINEERING AND SCIENCE<br>OF BILKENT UNIVERSITY<br>IN PARTIAL FULFILLMENT OF THE REQUIREMENTS<br>FOR THE DEGREE OF<br>MASTER OF SCIENCE<br>By<br>Okay Tunca Korkmaz<br>October, 2005

I certify that I have read this thesis and that in my opinion it is fully adequate, in scope and in quality, as a thesis for the degree of Master of Science.

Prof. Dr. Y. Ziya İder (Supervisor)

I certify that I have read this thesis and that in my opinion it is fully adequate, in scope and in quality, as a thesis for the degree of Master of Science.

Prof. Dr. Hayrettin Köymen

I certify that I have read this thesis and that in my opinion it is fully adequate, in scope and in quality, as a thesis for the degree of Master of Science.

Prof. Dr. B. Murat Eyüboğlu

Approved for the Institute of Engineering and Science:

Prof. Dr. Mehmet B. Baray
Director of the Institute Engineering and Science

# ABSTRACT <br> DESIGN AND IMPLEMENTATION OF A PC-BASED HEART RATE VARIABILITY AND RESPIRATION RECORDING SYSTEM 

Okay Tunca Korkmaz<br>M.S. in Electrical and Electronics Engineering<br>Supervisor: Prof. Dr. Y. Ziya İder

October, 2005

Determination of the exact effects of respiration rate on the heart rate variability requires comprehensive experimental studies. In this context, these two quantities should be analyzed simultaneously. In this thesis, design and implementation of a new PC-based heart rate variability recording system with respiration is described. The respiration rate is detected by a thermocouple placed in a nasal tube, whereas a single-channel electrocardiogram (ECG) signal is recorded for heart rate variability analysis in the system. The PC-based data acquisition part, which was designed in compliance to patient safety standards, has a Universal Serial Bus (USB) interface. The speed of data acquisition and patient comfort during recording make the system advantageous. The HRVs of different patients in both spontaneous and controlled breathing conditions were analyzed after short-term recordings with the system. Differences were observed in both its time-domain parameters and power spectral components.

Keywords: Heart Rate Variability, Respiration, Data Acquisition, USB.

## ÖZET

# PC TABANLI KALP ATIŞ HIZI DEĞi̧SKENLİĞ̇̇ VE SOLUNUM KAYIT Sistemi Tasarimi ve GERÇEKLESTIRILMESI 

Okay Tunca Korkmaz<br>Elektrik- Elektronik Mühendisliği, Yüksek Lisans Tez Yöneticisi: Prof. Dr. Y. Ziya İder<br>Ekim, 2005


#### Abstract

Solunum hızının kalp atı̧̧ hızı değişkenliği üzerindeki kesin etkilerinin belirlenmesi, kapsamlı deneysel çalışmalar gerektirmektedir. Bu bağlamda, bu iki niceliğin eşzamanlı olarak kaydedilmesi şarttır. Bu tezde, yeni bir PC tabanlı solunum ve kalp atış hızı değişkenliği kayıt sisteminin tasarımı ve gerçekleştirilmesi anlatılmaktadır. Sistemde, kalp atış hızı değişkenliğinin analizi için tek kanallı elektrokardiogram (EKG) sinyali kaydedilirken, solunum hızı burun ucuna tüple yerleştirilen bir ısılçift ile algılanmaktadır. Hasta güvenliği standartlarına uygun olarak tasarlanan PC tabanlı veri toplama kısmı, bir Evrensel Seri Yol arayüzüne sahiptir. Veri toplama hızı ve kayıt esnasındaki hasta konforu, sistemi avantajlı hale getirmektedir. Sistemi kullanarak kısa süreli kayıtların ardından, kendiliğinden ve kontrollü nefes alma durumlarında, farklı hastaların kalp atış hızı değişkenlikleri analiz edildi. Hem zaman bölgesi parametrelerinde hem de güç spektrumu bileşenlerinde farkllılılar gözlendi.


Anahtar sözcükler: Kalp Atış Hızı Değişkenliği, Solunum, Veri Toplama, USB.

## Contents

1 Introduction ..... 1
1.1 Objective and Scope ..... 1
1.2 Organization of the Thesis ..... 3
2 ECG and Respiratory Signal Front-End Circuit ..... 4
2.1 ECG Signal Front-End Circuit Design ..... 4
2.1.1 Basic Differential Amplifiers ..... 5
2.1.2 Properties of an ECG Amplifier ..... 6
2.1.3 Design of the ECG Front-End Circuit ..... 10
2.2 Respiratory Signal Front-End Circuit Design ..... 11
2.2.1 Thermocouples ..... 12
2.2.2 Design of the Respiratory Signal Front-End Circuit ..... 15
2.3 Implementation of the Design ..... 17
3 Isolated Data Acquisition System ..... 19
3.1 Hardware Design Materials and Methods ..... 19
3.1.1 Isolated Circuit ..... 20
3.1.2 Isolation ..... 22
3.1.3 Non-Isolated Circuit ..... 24
3.1.4 USB Interface ..... 28
3.1.5 Implementation of Data Acquisition Hardware with Isolation ..... 28
3.2 Software Design Materials and Methods ..... 30
3.2.1 Microcontroller Software ..... 30
3.2.2 The User Application ..... 35
4 Design Simulations ..... 42
4.1 ECG Front-End Circuit Simulations ..... 42
4.2 Respiratory Signal Front-End Circuit Simulation ..... 44
4.3 Data Acquisition System Registers Timing Simulation ..... 45
4.4 Power Supply Simulation ..... 46
5 Device Compliance Tests ..... 48
5.1 Power Supply Isolation Test ..... 48
5.2 ECG Front-End Circuit Performance Test ..... 49
5.2.1 CMRR of the Front-End Circuit ..... 49
5.2.2 Cut-off Frequencies of the Front-End Circuit ..... 50
5.3 AAMI Compliance Test of the CMR of the Device ..... 51
5.4 AAMI Compliance Test of the Safety Risk Currents ..... 51
5.4.1 The Patient Source Risk Current Tests ..... 51
5.4.2 The Patient Sink Risk Current Tests ..... 52
5.4.3 The Chassis Source Risk Current Test ..... 53
6 Digital Signal Processing Software ..... 54
6.1 ECG Signal Processing and Heart Rate Variability Analysis ..... 54
6.1.1 ECG Filtering ..... 54
6.1.2 Heart Rate Variability Analysis ..... 58
6.2 Respiratory Signal Processing ..... 60
6.2.1 Filtering ..... 61
6.2.2 Respiration Variability Analysis ..... 63
7 Recording Results ..... 64
7.1 Results of Patient 1 ..... 65
7.1.1 Spontaneous Breathing ..... 65
7.1.2 Controlled Breathing ..... 67
7.2 Results of Patient 2 ..... 69
7.2.1 Spontaneous Breathing ..... 69
7.2.2 Controlled Breathing ..... 71
8 Discussion ..... 73
9 Conclusion ..... 75
A Final Implementation of the Device ..... 78
B The Source Codes ..... 81
B. 1 Instruction Set for the Microcontroller ..... 82
B. 2 The Microcontroller Software Source Code ..... 87
B. 3 The User Application Software Source Code ..... 96
B. 4 The Digital Signal Processing Software ..... 116
C Technical References ..... 120
C. 1 OP07 Technical Reference ..... 121
C. 2 AD574A Technical Reference ..... 133
C. 3 Cypress AN2131QC Technical Reference ..... 146

## List of Figures

1.1 Block Diagram of the Recording System ..... 2
2.1 Electrical Equivalent Circuit of an OpAmp ..... 5
2.2 A Basic Differential Amplifier ..... 5
2.3 The Three Electrode Configuration and its Common Mode Equiv- alent Circuit ..... 7
2.4 An Isolated Amplifier Circuit ..... 8
2.5 The ECG Amplifier Circuit ..... 11
2.6 Type J Thermocouple Sensor ..... 14
2.7 The Respiratory Signal Front-End Circuit ..... 16
2.8 Implementation of the Front-End Circuit ..... 18
2.9 Implementation of the Thermocouple Probe ..... 18
3.1 Block Diagram of the Data Acquisition Hardware ..... 20
3.2 Isolated Circuit of the Data Acquisition System ..... 21
3.3 Isolated Power Supply ..... 22
3.4 Power Supply Isolation by the Transformer ..... 23
3.5 Optical Signal Isolation by an Optocoupler ..... 24
3.6 The Signal Isolation Circuit ..... 25
3.7 Non-Isolated Circuit of the Data Acquisition System ..... 26
3.8 Clocking Logic ..... 28
3.9 Implementation of the Data Acquisition Card with Isolation ..... 29
3.10 Isolation Barrier in the Data Acquisition Card Layout ..... 29
3.11 User Application Software ..... 37
4.1 Differential Gain of the ECG Front-End Circuit ..... 43
4.2 Common Mode Gain of the ECG Front-End Circuit ..... 43
4.3 Differential Gain of the Respiratory Front-End Circuit ..... 44
4.4 Shift Registers Timing Simulation Circuit ..... 45
4.5 Shift Registers Timing Simulation Results ..... 46
4.6 Power Supply Simulation Circuit ..... 47
4.7 Power Supply Simulation Results ..... 47
5.1 Power Supply Isolation Test Circuit ..... 48
5.2 Patient Source Risk Currents Test Circuit ..... 52
5.3 Patient Sink Risk Currents Test Circuit ..... 53
6.1 Frequency Response of the Lowpass Filter with 50 Hz Notch ..... 56
6.2 Frequency Response of the ECG Highpass Filter ..... 57
6.3 Successive Application of the ECG Filters ..... 58
6.4 R-Wave Detection ..... 59
6.5 HRV Signal Formation ..... 60
6.6 Frequency Response of the Respiratory Highpass Filter ..... 61
6.7 Frequency Response of the Respiratory Lowpass Filter ..... 62
6.8 Successive Application of the Respiratory Signal Filters ..... 62
6.9 Respiratory Fiducial Point Determination ..... 63
7.1 Spontaneous Breathing of Patient 1: Respiration Variability ..... 65
7.2 Spontaneous Breathing of Patient 1: HRV ..... 66
7.3 Controlled Breathing of Patient 1: Respiration Variability ..... 67
7.4 Controlled Breathing of Patient 1: HRV ..... 68
7.5 Spontaneous Breathing of Patient 2: Respiration Variability ..... 69
7.6 Spontaneous Breathing of Patient 2: HRV ..... 70
7.7 Controlled Breathing of Patient 2: Respiration Variability ..... 71
7.8 Controlled Breathing of Patient 2: HRV ..... 72

## List of Tables

2.1 Comparison of Temperature Sensors ..... 12
2.2 Parameters of Type J (ISA Standard) Thermocouple ..... 14
3.1 Port Assignment of Ez-USB Chip ..... 27
3.2 Application Response to Messages Sent by User Commands ..... 39
5.1 Measured Patient Source Currents $(\mu A)$ ..... 52
5.2 Measured Patient Sink Currents ( $\mu A$ ) ..... 53
7.1 Time Domain Parameters of Patient 1 Records ..... 66
7.2 Time Domain Parameters of Patient 2 Records ..... 70

## Chapter 1

## Introduction

### 1.1 Objective and Scope

Heart Rate Variability (HRV) attracts significant interest from researchers due to its use as a risk factor for predicting mortality after acute myocardial infarction.

Variation of the heart rate in respiration frequency range, called respiratory sinus arrhythmia [8], was first observed by Ludwig as early as 1840s. Following this observation, several theories were developed regarding respiration-induced heart rate control mechanisms [13]. Mathematical models of the respiratory role in cardiovascular regulation were also developed [14]. However, the exact mechanisms of respiration induced HRV are still being investigated.

A need for respiration to be recorded simultaneously with the electrocardiogram (ECG) signal has emerged from recent studies directed toward obtaining a clear understanding of respiratory effects on HRV.

Schipke et al [12] analyzed HRV at six different respiration rates to demonstrate the effect of respiration rate on HRV. In this study, the respiration rate was observed using a patient-monitored stopwatch, which is not an entirely accurate means of measurement.

Bernardi et al [4] investigated the effects of controlled breathing, mental stress and speech on HRV. They showed alterations in the variability and spectral content of the RR intervals, influenced by changes in the respiratory pattern. In that study, since a facial mask would itself have affected respiration, they could not use a mask for respiratory recordings. Instead they used an inductive belt plethysmograph to measure the respiration rate, which also causes stress to the patient.

The objective of this study is the design and implementation of a new real-time system which records ECG and a respiratory signal in order to find the instantaneous HRV and respiration rate without causing discomfort to the patient. The block diagram of the system is shown in figure 1.1. ECG and respiratory signals are entered into the front-end circuits and then sent to a PC via the USB line by an isolated data acquisition system.


Figure 1.1: Block Diagram of the Recording System

### 1.2 Organization of the Thesis

In the thesis, firstly the entire recording system will be presented in order to give a clear understanding of the design methodology and implementation. Chapter 2 introduces ECG and respiratory signals. The design and implementation of frontend circuits for these bioelectric sources are shown. Design and implementation of the isolated data acquisition system is explained in chapter 3. Design simulations are shown in chapter 4. Performance and safety tests, which were performed on the device for compliance with the standards are described in chapter 5.

Secondly, chapter 6 explains the digital signal processing techniques used for recorded data analysis.

Next, the recording experiments on patients and results are shown in chapter 7.

Finally, chapter 8 includes discussion and chapter 9 includes conclusion of this thesis.

## Chapter 2

## ECG and Respiratory Signal Front-End Circuit

### 2.1 ECG Signal Front-End Circuit Design

During the beating of the heart, heart tissue acts as a volume current source to generate a time-varying electrical field inside the conducting body volume. Due to this electrical field, a potential difference exists between any two points on the body surface, called the Electrocardiogram (ECG) signal.

The ECG signal is low in magnitude ( $1-2 m V_{p p}$ ) and needs to be amplified. Furthermore, there is a need for signal conditioning circuits in order to minimize the effects of interfering signals and noise.

In most cases, operational amplifiers (opamps) are used as the basic circuit element in amplifiers of signal conditioning circuits. The electrical equivalent model of an opamp is given in figure 2.1, where $V 1$ and $V 2$ are input terminal voltages, $A_{d m}$ differential mode gain and $A_{c m}$ common mode gain parameters of the opamp.

Ideally opamps should have infinite input impedances (i.e $Z_{i n 1}=Z_{i n 2}=\infty$ ),


Figure 2.1: Electrical Equivalent Circuit of an OpAmp
infinite differential gain $\left(A_{d m}=\infty\right)$, zero common mode gain $\left(A_{c m}=0\right)$, zero input bias currents and zero input offset voltages. However, in practice there are unbalanced circuitries in opamps, preventing the achievement of these ideal conditions. In the following, we assumed that the opamps used in an ECG circuit have finite input impedances and differential gain and non-zero common mode gain.

### 2.1.1 Basic Differential Amplifiers

In ECG instrumentation devices, the amplification circuitry is based on using a differential amplifier with a reasonable gain [15]. The schematic of such an amplifier is given in figure 2.2. The input-output relationship of a differential amplifier can be easily found using Kirchoff's laws and the electrical equivalent circuit of an opamp given in figure 2.1. When $Z_{\text {in }} \gg \max \{R 1, R 2, R 3, R 4\}$, input terminal voltages of the opamp are


Figure 2.2: A Basic Differential Amplifier

$$
\begin{equation*}
V^{+}=\frac{R 4}{R 3+R 4} V 1 \tag{2.1}
\end{equation*}
$$

$$
\begin{gather*}
V^{-}=\frac{R 2}{R 1+R 2} V 2+\frac{R 1}{R 1+R 2} V_{\text {out }}  \tag{2.2}\\
V_{\text {out }}=A_{d m}\left(V^{+}-V^{-}\right)+A_{\text {cm }}\left(\frac{V^{+}+V^{-}}{2}\right) \tag{2.3}
\end{gather*}
$$

From equations 2.1, 2.2 and 2.3

$$
\begin{aligned}
V_{\text {out }}= & A_{d m}\left(\frac{R 4}{R 3+R 4} V 1-\frac{R 2}{R 1+R 2} V 2-\frac{R 1}{R 1+R 2} V_{\text {out }}\right)+A_{\text {cm }}\left(\frac{\frac{R 4}{R 3+R 4} V 1+\frac{R 2}{R 1+R 2} V 2+\frac{R 1}{R 1+R 2} V_{\text {out }}}{2}\right) \\
& V_{\text {out }} \frac{A_{\text {dm }} R 1}{R 1+R 2} \cong A_{d m}\left(\frac{R 4}{R 3+R 4} V 1-\frac{R 2}{R 1+R 2} V 2\right)+A_{c m}\left(\frac{R 4}{R 3+R 4} \frac{V 1}{2}+\frac{R 2}{R 1+R 2} \frac{V 2}{2}\right)
\end{aligned}
$$

Selecting $R 1=R 3$ and $R 2=R 4$,

$$
\begin{equation*}
V_{\text {out }}=\frac{R 2}{R 1}(V 1-V 2)+\frac{R 2}{R 1} \frac{A_{c m}}{A_{d m}}\left(\frac{V 1+V 2}{2}\right) \tag{2.4}
\end{equation*}
$$

The Common Mode Rejection Ratio (CMRR) parameter of an opamp is defined as

$$
\begin{equation*}
C M R R=\frac{A_{d m}}{A_{c m}} \tag{2.5}
\end{equation*}
$$

Thus, equation 2.4 becomes

$$
\begin{equation*}
V_{o u t}=\frac{R 2}{R 1}(V 1-V 2)+\frac{R 2}{R 1} \frac{1}{C M R R}\left(\frac{V 1+V 2}{2}\right) \tag{2.6}
\end{equation*}
$$

### 2.1.2 Properties of an ECG Amplifier

### 2.1.2.1 Common-Mode Voltage Rejection

There are very small stray capacitances between a human body and power lines and between a human body and the earth ground. These capacitances produce a common mode voltage on the body, detected on both electrodes. Since the ECG signal is a differential signal that is a few millivolts in amplitude, this common mode voltage may interfere with the ECG signal due to non-ideality of opamps used, i.e $A c m \neq 0$.

Imbalance in differential amplifier resistors enhances common mode disturbances on the output signal $V_{\text {out }}$ [10]. Also, the CMRR of the opamp used in the differential amplifier is an important parameter when selecting the opamps. If the

CMRR is not high enough, despite matching the resistors perfectly, the designer cannot achieve good performance in rejection of common mode voltages.

In order to minimize this interference, the three electrode configuration is used in ECG amplifier designs. Figure 2.3 illustrates this configuration. Common mode voltage on the body $\left(V_{B}\right)$ is caused by stray capacitances $C_{S 1}$ and $C_{S 2}$. Two electrodes are connected to the instrumentation amplifier inputs, whereas the third electrode is connected between the right leg of the body and the amplifier common via resistance $Z_{R L}$. In this circuit the common mode input of the amplifier is

$$
\begin{equation*}
V_{B}=220 V \times \frac{\frac{1}{j w C_{S 2}} \| Z_{R L}}{\frac{1}{j w C_{S 2}} \| Z_{R L}+\frac{1}{j w C_{S 1}}} \tag{2.7}
\end{equation*}
$$

Since $Z_{R L} \ll \frac{1}{j w C_{S 1}}$ and $Z_{R L} \ll \frac{1}{j w C_{S 2}}$,

$$
\begin{equation*}
V_{B}=220 \mathrm{~V} \times \frac{Z_{R L}}{\frac{1}{j w C_{S 1}}} \tag{2.8}
\end{equation*}
$$



Figure 2.3: The Three Electrode Configuration and its Common Mode Equivalent Circuit

The common mode output of this configuration is negligible in comparison with the ECG signal. However, patient safety needs are not met. According to the "American National Standard: Safe Current Limits for Electromedical Apparatus", the patient sink risk current is limited to $50 \mu \mathrm{~A}$ for a single fault condition [6]. If the power lines are touched, a current $I=\frac{220 V}{Z_{R L}}$ flows through the patient, exceeding these safe current limits for properly selected $Z_{R L}$ values. Therefore, all circuitry of the device should be isolated from the earth ground in order to protect the patient.


Figure 2.4: An Isolated Amplifier Circuit

Figure 2.4 shows the isolated amplifier circuitry. Isolation impedance is represented by $Z_{i s o}$. The common mode voltage on the amplifier terminals when $Z_{i n 1}=Z_{i n 2}=Z_{\text {in }}$ is,

$$
\begin{equation*}
V_{C M}=220 V \times \frac{Z_{R L} \| \frac{Z_{i n}}{2}}{Z_{R L} \| \frac{Z_{i n}}{2}+Z_{i s o}} \times \frac{\frac{1}{j w C_{S 2}} \|\left(Z_{R L} \| \frac{Z_{i n}}{2}+Z_{i s o}\right)}{\left[\frac{1}{j w C_{S 2}} \|\left(Z_{R L} \| \frac{Z_{i n}}{2}+Z_{i s o}\right)\right]+\frac{1}{j w C_{S 1}}} \tag{2.9}
\end{equation*}
$$

Since $Z_{i s o} \gg Z_{\text {in }} \gg Z_{R L}$,

$$
\begin{equation*}
V_{C M} \cong 220 V \times \frac{Z_{R L}}{Z_{i s o}} \times \frac{\frac{1}{j w C_{S 2}} \| Z_{i s o}}{\left(\frac{1}{j w C_{S 2}} \| Z_{i s o}\right)+\frac{1}{j w C_{S 1}}} \tag{2.10}
\end{equation*}
$$

which is negligible with respect to differential ECG signal, when $Z_{R L} \ll Z_{i s o}$.
When the patient touches the power line, the current flowing through his body can be calculated as

$$
\begin{equation*}
I=\frac{220 \mathrm{~V}}{\left(Z_{R L} \| \frac{Z_{\text {in }}}{2}\right)+Z_{\text {iso }}} \cong \frac{220 \mathrm{~V}}{Z_{\text {iso }}} \tag{2.11}
\end{equation*}
$$

which does not exceed safety limits for high isolation impedances. Therefore, the patient is protected from device failure or other accidents. Isolation circuits must be designed for both the power supply and the signals connected to data acquisition system. This will be discussed in next chapter.

### 2.1.2.2 Other Noise Sources

In addition to common-mode voltage, there are other noise sources that interfere with the ECG signal. These interferences could be reduced by extra design
considerations regarding the hardware. Some examples are listed below:

- The magnetic field generated by current carrying power lines induces voltage in the loop between the body, electrode leads and the front-end circuit. That voltage could be reduced by twisting the lead cables.
- Due to stray capacitances between the body and the power lines, displacement currents flow through the electrode lead cables, generating differential voltages between the cables. By Shielding the cables and connecting the shield to the amplifier common, this noise is reduced.
- Currents induced by stray capacitances flow through the body, generating differential voltages due to the resistivity of the tissues. Careful placement of electrodes prevents this type of noise.
- Higher frequency Electromyogram (EMG) signals from the thorax and arms are added to differential signal between electrodes. Low-pass filtering with the cut-off frequency $f_{0}=35 \mathrm{~Hz}$ lowers this interference.
- Motion artifacts due to breathing change electrode positions and electrode contact potentials. This effect is called baseline wander. Firmly attached electrodes and high-pass filtering above $f_{0}=0.05 \mathrm{~Hz}$ overcomes this low frequency interference.


### 2.1.2.3 Gain and Bandwidth

According to the "American National Standard for Diagnostic Electrocardiographic Devices", an ECG device should be capable of responding and displaying differential voltages up to $\pm 5 \mathrm{mV}$ from a dc offset voltage in the range of $\pm 300 \mathrm{mV}$, when applied to any lead [5].

The frequency response of the device to satisfy the performance requirements of the standard is $-30 \%$ between 40 Hz and 100 Hz relative to its response at 10 Hz . Therefore, the upper cut-off frequency (3dB) of the device should be at
minimum 100 Hz . The lower cut-off should be at 0.05 Hz to overcome baseline wander.

### 2.1.3 Design of the ECG Front-End Circuit

The ECG front-end design was developed taking the interference and safety issues discussed above into consideration. Figure 2.5 illustrates this design.

The amplifier has three stages. In multiple-stage designs, common mode rejection is determined by using differential and common mode gains of all these stages [9]. That makes it necessary to design in each stage very carefully.

In the first stage, two opamps are used as buffers, in order to have high input impedance at lead connections to the patient's arms. $O P 07$ opamps are used since their offset voltages are very low and it is easier to match them. $10 M \Omega$ resistances ( $R 9$ and $R 10$ ) are used to minimize input impedance for smaller common mode voltages. The third electrode lead input from the right leg of the patient is connected to the amplifier common through $Z_{R L}=R 5=10 K \Omega$. This stage has a unity gain $\left(A_{1}=1\right)$.

The second stage is the differential amplifier, where the differential gain is $A_{2}=\frac{R 4}{R 1}=\frac{R 3}{R 2}=25.5$. These resistors are matched by the Agilent 34401A Multimeter down to $\% 1$ tolerance. $O P 07$ is used for its high CMRR (the parameters are given in the Appendices). The gain of this stage is small, to prevent the opamp from entering saturation due to electrode contact potentials.

After the differential amplifier, there is a $1 \mu F$ coupling capacitor ( $C 3$ ) to block DC offset from electrode contact potential, which also forms a high-pass filter with a $3.3 M \Omega$ resistor $(R 8)$ to discard motion artifact interference on the signal.

The last stage is a non-inverting amplifier circuit. The gain of this stage is $A_{3}=\frac{R 7}{R 6}=32$. A $3.3 M \Omega$ resistor $(R 12)$ is used to equalize input impedances at the opamp terminals, reducing input offset bias current error. $R 7$ and $C 1$ form a


Figure 2.5: The ECG Amplifier Circuit
low-pass filter with the cut-off frequency $f_{c}=107 \mathrm{~Hz}$ to filter frequencies above ECG signal.

### 2.2 Respiratory Signal Front-End Circuit Design

The respiration process does not involve an independent electrical signal so it can be measured by various other physical quantities. These are the flow rate of expired or inspired air, instantaneous volume changes during respiration and the temperature difference between body and its environment.

Spirometry is the classical respiratory function test to measure the amount of air leaving and entering the body during breathing. Although it satisfies quantitative needs for tidal and forced expiratory volume (FEV) measurements, it cannot collect data for calculation of the absolute lung volume and similar parameters. Since its probe causes discomfort to the patient, spirometry cannot be used in spontaneous breathing conditions.

Hot-wire anemometry is another way of detecting respiratory action. Heat transfer from a heated surface depends on the flow passing through it. This method is based on this dependence. In hot-wire anemometry, gas flow is sensed on a biased platinum wire. The wire is heated by current passing on it with a feedback circuit. Due to cooling effect of the gas, resistance of the wire changes, creating an imbalance in a Wheatstone bridge circuit to change output voltage. This voltage is proportional to the flow rate of the gas.

Other methods to detect respiration rely on the principle of the temperature difference between the human body and the ambient environment. When the ambient temperature on the sensor is $24^{\circ} \mathrm{C}$ for example, during exhalation, $36^{\circ} \mathrm{C}$ gas is blown out from the body, creating an instantaneous increase in sensor temperature. During inhalation, cold air flows into the body, causing a decrease in the temperature of the sensor as it returns to its resting value. This variation can be sensed by thermal sensors such as Resistance Temperature Detectors (RTD), thermocouples and thermistors.

Although they are not methods to quantitatively measure volume and flow of respiration, thermal sensors provide accuracy in measuring respiration rates. Initiation of inspiratory and expiratory periods can be easily extracted from the output of these systems, using edge detection algorithms.

|  | RTDs | Thermocouples | Thermistors |
| :--- | :---: | :---: | :---: |
| Temperature range | -260 to $850^{\circ} \mathrm{C}$ | -270 to $1800^{\circ} \mathrm{C}$ | -80 to $150^{\circ} \mathrm{C}$ (typical) |
| Sensor Cost | Moderate | Low | Low |
| Linearity | Best | Moderate | Poor |
| Sensitivity | Moderate | Low | Best |
| Size | Large | Small | Moderate |
| Response | Slow | Fast | Moderate |

Table 2.1: Comparison of Temperature Sensors

### 2.2.1 Thermocouples

In this project, the aim was to record respiration and heart rate variability simultaneously. Thus, accurate detection of the timing between respiratory phases has
higher priority for us than precise volume or flow measurements. Thermal sensors provide this accuracy. Biomedical safety is another advantage of these devices since they measure inspired and expired air through the mouth or nose, instead of using an electrical connection to the body surface. Therefore, we decided to use thermal sensors to detect respiration.

The basic properties of thermal sensors are given in table 2.1. Although they show lower sensitivity characteristics with respect to other sensors, thermocouples are more suitable for this project due to their fast response. Furthermore, their small size and light weight, and the ease of mounting the probes on the patient make thermocouples more convenient.

As a result, thermocouples were selected for the project as thermal sensors in order to detect respiratory activity.

### 2.2.1.1 The Working Principle of Thermocouples

In a closed circuit of two dissimilar metals, if their junctions are kept at different temperatures, a current flows. This current leads to a temperature dependent concentration of valence electrons on each metal. At the junctions, these valence electrons diffuse to create an electromotive force (emf) between metals of opposite polarities. The formation of this proportionally temperature-dependent emf is called Seeback effect [11].

The sensitivity of thermocouples is the property relating the emf of the Seeback effect with temperature difference such that

$$
\begin{equation*}
S=\frac{e}{t}=a+b t+c t^{2} \tag{2.12}
\end{equation*}
$$

where $\mathrm{a}, \mathrm{b}$ and c are constants and t is the temperature difference. Its unit is $\mu V /{ }^{\circ} C$. If t is small,

$$
\begin{equation*}
e \simeq a t \tag{2.13}
\end{equation*}
$$

Despite their nonlinear sensitivity characteristics, thermocouples could be considered almost linear in low temperature variations, as in equation 2.13. The

Type-J Thermocouple was selected for this project as the sensing element, with its parameters shown in table 2.2.

| Parameter | Value |
| :---: | :---: |
| Metal Alloys Used | Iron $(+) /$ Constantan $(-)$ |
| Composition | $\mathrm{Fe} / 57 \% \mathrm{Cr}-43 \% \mathrm{Ni}$ |
| Sensitivity $\left(\mu V /{ }^{\circ} \mathrm{C}\right)$ | 45 to 57 |
| Accuracy $\left({ }^{\circ} \mathrm{C}\right)$ | $\pm 2.2$ |
| Range $\left({ }^{\circ} \mathrm{C}\right)$ | -18 to +276 |

Table 2.2: Parameters of Type J (ISA Standard) Thermocouple

### 2.2.1.2 Design Applications

In figure 2.6, junction $J 1$ is called the hot junction, since it is exposed to the medium whose temperature is to be measured. Reference junctions J2 and J3 are formed between the copper lines of the circuit and the thermocouple leads, when they are connected to an electrical circuit. If these junctions are kept at the same temperature, no unwanted effect occurs on emf and they can be considered together as the cold junction (reference junction). A differential voltage is formed between these two copper wires related to the temperature difference $\Delta t=T 1-T 2$ where $T 1$ and $T 2$ are temperatures of junctions $J 1$ and $J 2$ (or $J 3$ ) respectively.


Figure 2.6: Type J Thermocouple Sensor
Thermocouple sensors produce an emf of a few millivolts in small temperature variations. That's why an amplification and noise rejection circuit should be used instead of directly using this voltage.

### 2.2.2 Design of the Respiratory Signal Front-End Circuit

For use in respiratory measurements, the thermocouple should provide significant variation of output between the body temperature ( $T 1$ ) and the temperature of the ambient environment(T2).

The amplification circuit can be described as

$$
\begin{equation*}
V_{\text {out }}=A * V_{\text {in }}+V_{\text {err }} \tag{2.14}
\end{equation*}
$$

where $V_{\text {out }}$ is the analog output, $V_{i n}$ is the emf produced by the thermocouple, $V_{e r r}$ is the error voltage and $A$ is the amplifier gain.

The analog multiplexer of the data acquisition system designed in this study accepts an input range of $\pm 5 \mathrm{~V}$. Therefore

$$
\begin{equation*}
V_{\text {out }, \text { max }}=5 \mathrm{~V} \tag{2.15}
\end{equation*}
$$

Type J thermocouple produces an emf

$$
\begin{equation*}
V_{i n} \cong 50 \mu V /{ }^{\circ} C * \Delta t \tag{2.16}
\end{equation*}
$$

where $\Delta t=T 1-T 2$. If minimum temperature $T 2$ of the experimental setup is $15^{\circ} \mathrm{C}$ and body temperature is $36^{\circ} \mathrm{C}$,

$$
\begin{equation*}
\Delta t_{\max }=36-15=21^{\circ} \mathrm{C} \tag{2.17}
\end{equation*}
$$

If equation 2.16 is evaluated:

$$
\begin{equation*}
V_{i n, \max } \cong 50 \mu V /{ }^{\circ} \mathrm{C} * \Delta t_{\max }=1,050 \mathrm{mV} \tag{2.18}
\end{equation*}
$$

Using equations 2.14, 2.15 and 2.18

$$
\begin{equation*}
A_{\max }=\frac{V_{\text {out }, \max }}{V_{i n, \max }}=\frac{5 \mathrm{~V}}{1,05 \mathrm{mV}}=4761 \tag{2.19}
\end{equation*}
$$

without considering the effect of $V_{\text {err }}$ term in equation 2.14. The gain could not exceed this limitation of the design. $\pm 12 V D C$ voltages are used as op-amp supply sources, to safely ensure that the amplifiers are not saturated.


Figure 2.7: The Respiratory Signal Front-End Circuit

Error voltage $V_{\text {err }}$ is related to the input offset voltage and the input offset bias currents of the operational amplifier used in the design. Noise error due to 50 Hz interference also exists.

Figure 2.7 shows the thermocouple amplifier design used in this project. Since the gain of the amplifier to be designed was high, amplification has been divided into two non-inverting stages. Error voltage of the two stages is

$$
\begin{equation*}
V_{e r r}=A 2 *\left(A 1 * V_{e r r 1}+V_{e r r 2}\right) \tag{2.20}
\end{equation*}
$$

where $A 1$ and $A 2$ are gains, and $V_{e r r 1}$ and $V_{e r r 2}$ are input offset voltages of the first and second stages, respectively. By selecting $A 1$ small and adding an offset voltage cancellation sub-circuit in the second stage, $V_{\text {err }}$ was minimized. Gains of stages in the design are

$$
\begin{aligned}
A 1 & =\frac{R 7}{R 8}+1=23 \\
A 2 & =\frac{R 2}{R 1 \| R 3}+1 \cong 151
\end{aligned}
$$

Therefore, overall gain of amplifier is

$$
\begin{equation*}
A=A 1 * A 2=3473 \tag{2.21}
\end{equation*}
$$

$R 3 \gg R 1$ is selected to prevent non-inverting gain from decreasing. Since the magnitude and polarity of the input offset voltage cannot be predicted, a 50 K trimpot is used to adjust cancellation voltage.
$R 1$ and $R 8$ resistances were selected small enough to minimize errors arising from input offset bias currents of the amplifiers used.

OP07 opamps were used in amplification since they have very low input offset voltage and high common-mode rejection. OP07 blocks noise in terminals with very high common mode input resistance. Both error voltages due to 50 Hz power interference and input offset were decreased by selecting these appropriate amplifiers. Also, the shield of the thermocouple lead wires was connected to the circuit ground to lower 50 Hz interference from stray capacitances.

### 2.3 Implementation of the Design

The design was first implemented on breadboards, in order to make corrections and improvements. The final implementation of both the ECG and respiratory signal front-end circuits was done on the same printed circuit board (PCB), after a schematic and layout design procedure using Cadsoft Eagle 4.09 PCB design software. PCB is made from FR4 Copper on its faces and insulator inside. Electrical connections between its faces were established by conducting holes. IR mask process was also executed on the PCB.

A 9-pin D-SUB (or RS232) male connector was selected as the input connector for the ECG leads. The leads are transmitted by a shielded cable, the shield of which is grounded by the connector. Therefore, 50 Hz noise on the leads due to stray capacitances between the leads and nearby power lines is reduced. A 2-pin connector, chosen for its small size, ease of plugging and connectivity, is used in the thermocouple probe connection. Figure 2.8 shows the printed board implemented as the ECG and respiratory front-end circuit. The thermocouple sensor was placed inside a nasal tube as shown in figure 2.9, so recordings of spontaneous breathing could be done in comfort.


Figure 2.8: Implementation of the Front-End Circuit


Figure 2.9: Implementation of the Thermocouple Probe

## Chapter 3

## Isolated Data Acquisition System

Amplified and conditioned ECG and respiratory signals should be transferred into a PC for monitoring and signal processing. For this reason, a data acquisition card was designed meeting biomedical safety standards.

### 3.1 Hardware Design Materials and Methods

Data acquisition comprises Multiplexing, Analog to Digital Conversion(A/D), a microcontroller(M/C) for communication with PC and a bus interface. However, since our system is concerned with biomedical signals, there also exists an isolation circuit.

Figure 3.1 illustrates this system as blocks. First block, called the "Isolated Circuit", is electrically connected to the patient via the signal amplification and conditioning card. Therefore, it requires isolation from the earth ground to meet patient safety conditions. Second block is the "Non-Isolated Circuit" which is connected to a PC by the Universal Serial Bus (USB) line. Isolation is done for both data and control signals between these two blocks.


Figure 3.1: Block Diagram of the Data Acquisition Hardware

### 3.1.1 Isolated Circuit

Isolated part of data acquisition system receives its inputs from analog amplifiers. Thus, equipment used in this part have the same common with these isolated amplifiers. Multiplexing, A/D conversion and Parallel/Serial conversion (P/S) operations are done in this circuit. Figure 3.2 illustrates the design made for isolated circuit part.

CD4052 Dual 4-Channel Analog Multiplexer was selected for purpose. One of two input selector bits was hard-wired to signal ground. Therefore, we could control the multiplexer via just one control bit (MUX bit). This control bit selects between two analog input signals coming from ECG amplifier and respiratory signal amplifier. Output of the multiplexer is directly connected to the Analog Voltage Input (Pin 14) of the A/D converter.
$A D 574 A K N$ is the 12 -bit A/D converter used. Its datasheet is given in Appendices. This converter provides parallel outputs in 8 -bit or 12 -bit according to $12 / 8$ bit. For better accuracy 12-bit output was selected. Pin 1 and Pin 2 were hard-wired to $V_{\text {LOGIC }}$ whereas Pin 3 and Pin 4 to ground. As a result, 12bit conversion operation is initiated when Read/Convert $(R / \bar{C})$ input bit (Pin


Figure 3.2: Isolated Circuit of the Data Acquisition System
$5)$ is $\operatorname{logic}$ ' 0 ' and Chip Enable ( $C E$ ) bit (Pin 6) is logic ' 1 '. When conversion is complete, Status(STS) output (Pin 28) of A/D converter goes low. To read converted data, output buffers (Pins $16-27$ ) should be enabled by $R / \bar{C}=^{\prime} 1^{\prime}$ and $C E=^{\prime} 1^{\prime}$. A/D converter was set to bipolar operation mode which quantizes $\pm 10 \mathrm{~V}$ input range with 12 -bit resolution.

A pair of $74 H C 1658$-bit Parallel-To-Serial (P/S) Shift Registers were chosen for transmitting the 12-bit parallel output of A/D converter by a serial line. So, the isolation of signal could be done on just one data transmission line instead of using 12 parallel data isolation circuits. 4 bits of trailing ' 0 's were added to inputs of the registers, expanding data signal to 2 bytes ( 16 bits ). Parallel Load (Pin 1) inputs of the registers have also been connected to $C E$ control signal. When $C E=^{\prime} 0^{\prime}$ parallel input data are loaded to registers, and they are shifted on each rising clock edge of $C E=^{\prime} 1^{\prime}$ condition.

Isolated power supply is designed to give DC voltage outputs of $\pm 12 \mathrm{~V}$ and +5 V . Power supply is shown in figure 3.3. For $\pm 12 \mathrm{~V}$, half-wave rectifiers are used to clip AC signal. However, for $+5 V$ regulation, full-wave bridge rectifier is used since power consumption on this output is larger. Charging capacitors are loaded with a regulator to form regulated DC outputs. 7805, 7812 and 7912 were selected for voltage regulation.


Figure 3.3: Isolated Power Supply

### 3.1.2 Isolation

Isolation of the patient connection from the earth ground was accomplished by two different techniques. First one is isolating the power supply common from earth ground and the second one is isolating both data and control signals of the system. Power supply uses magnetic isolation, whereas data and control signals are optically isolated. Therefore, there exists no electrical connection between isolated and non-isolated sides. These isolation circuits are described below:

### 3.1.2.1 Power Supply Isolation

Power supply common has been isolated from the earth ground by using a transformer which has primary and secondary windings separated from each other by a distance of $1.5-2 \mathrm{~mm}$.


Figure 3.4: Power Supply Isolation by the Transformer

As can be seen from figure 3.4, transformer used for isolation transforms $220 V A C$ down to $\pm 15 V A C$ and $+10 V A C$ at the secondary winding.

Transformer was tested under 220 VAC voltage input, by measurement of leakage current between windings. Test results are covered in the Device Compliance Tests part of this thesis. Results are compliant to AAMI standarts.

### 3.1.2.2 Signal Isolation

Optocoupler is the combination of a LED and a phototransistor. There is only optical connection between its input and output. Signal isolation circuit was designed using $H C P L-2531$ Dual Hi-Speed Optocoupler chips. These chips can withstand up to $2500 V_{R M S}$ and have insulation resistance of $10^{12} \Omega$.

An optical isolator circuit using optocoupler is shown in figure 3.5. The input diode current is transferred to form a collector current with a specified current transfer ratio $(C T R)$. Load resistance $\left(R_{L}\right)$ is important for switching propagation delay times, when high frequency performance is expected. In case of


Figure 3.5: Optical Signal Isolation by an Optocoupler
digital signal transmission, linear characteristics are not necessary for an isolator. Therefore, these nonlinear optocoupler chips do not cause drawbacks to the design. Grounds of the input and the output are insulated from each other.

When the input is logic ' 1 ', diode is off and no collector current flows through the load resistor. Therefore, output voltage on collector pin is high. However, a logic ' 0 ' input opens the diode and an input current flows. Magnitude of this current is adjusted by the resistor $(R I)$ on the input. Current on the collector flows through load resistor, pulling the output down to logic ' $0^{\prime}$.

Schematic design of the whole isolation circuit is given in figure 3.6. Totally 6 optocouplers are used in 3 chips. $2.2 K \Omega$ load resistors were selected in the design whereas input resistors were $150 \Omega$ at the non-isolated side and $220 \Omega$ at the isolated side.

In design abbreviations, signal names ending with ' 2 ' refer to non-isolated part, whereas others are the same signals after isolation. So, it can bee seen that signal isolation is in both directions. Since we use dual optical isolator chips, emitters of phototransistors on each chip are common. That's why we isolated signals flowing to the same direction in the same chip.

### 3.1.3 Non-Isolated Circuit

This circuit has its common grounded to a PC via the USB connector. The logic supply coming from USB has been regulated to 3.3 V since USB microcontroller


Figure 3.6: The Signal Isolation Circuit
(M/C) works with that value. All other digital chips in this part had to work properly with the 3.3 V supply. Therefore, 74 HC series chips were selected for the design. Data connections of the design can be easily seen in figure 3.7.

74HC164 8-bit Serial-in/Parallel-out (S/P) Shift Registers are used to convert isolated serial data signal to 16 -bit parallel data in order to read from ports of USB microcontroller. Resetting and clocking of these registers are synchronized with $\mathrm{P} / \mathrm{S}$ registers in isolated part of the circuit.

PC communication protocol of the system was selected as Universal Serial Bus (USB). In this choice, high speed, easy connection, automatic settings, simplicity and flexibility features of USB were influential on us [2]. Therefore, core of the system was selected to be a USB microcontroller.

Cypress AN2131QC 8-bit USB Microcontroller (EZ-USB) chip is the main


Figure 3.7: Non-Isolated Circuit of the Data Acquisition System
control unit of the data acquisition system, which organizes the timing of $A / D$ conversion, multiplexing, serial data transmission from isolated circuit and transfer of data to computer via USB. This chip uses a standard 8051 CPU with embedded USB core.

PortA and PortC of Ez-USB were set as input data ports. PortB has been used for interrupt inputs, and control signal outputs. In table 3.1, instead of $D[15-0]$ data inputs, $S T S$ and $D R$ are interrupt inputs, whereas $R / \bar{C}, C E$ and $M U X$ are output control signals.

All $V_{C C}$ inputs of the chip were connected to 3.3 V DC voltage with 100 nF decoupling capacitors. For $A V C C$ pin, there exists a $2.2 \mu F$ tantalum decoupling capacitor in parallel with $100 n F$. USB data pins $D+(\operatorname{Pin} 79)$ and $D-(\operatorname{Pin} 77)$ are

|  | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PortA | $\mathrm{D}[15]$ | $\mathrm{D}[14]$ | $\mathrm{D}[13]$ | $\mathrm{D}[12]$ | $\mathrm{D}[11]$ | $\mathrm{D}[10]$ | $\mathrm{D}[9]$ | $\mathrm{D}[8]$ |
| PortB | not used | not used | $S T S$ | DR | not used | $\mathrm{R} / \bar{C}$ | CE | MUX |
| PortC | $\mathrm{D}[7]$ | $\mathrm{D}[6]$ | $\mathrm{D}[5]$ | $\mathrm{D}[4]$ | $\mathrm{D}[3]$ | $\mathrm{D}[2]$ | $\mathrm{D}[1]$ | $\mathrm{D}[0]$ |

Table 3.1: Port Assignment of Ez-USB Chip
connected to a Type-B USB connector via $27 \Omega$ resistors ( $R 4$ and $R 5$ ). DISCON (Pin 1 ) is connected to $D+$ line through a $1.5 K \Omega$ resistor ( $R 6$ ) in convenience to Ez-USB Technical Reference.

Active high reset of 8051 and USB SIE is done through a Reset button connected to RST (Pin 25) input. When the button is pressed this pin is shorted to the ground. Normally, the pin is driven logic '1' through a 100 nF capacitor ( $C 11$ ) and a $10 K \Omega$ resistor ( $R 21$ ).

Serial EEPROM is not used in this design. Therefore, SCL (Pin 65) and SDA (Pin 64) inputs have been connected to VCC via $2.2 K \Omega$ resistors ( $R 19$ and $R 20$ ). External memory access is also disabled by grounding the EA (Pin 24) input.

Ez-USB is driven by a 12 MHz crystal connected between XIN (Pin19) and XOUT (Pin 20), with two parallel $30 p F$ capacitors ( $C 1$ and $C 2$ ). The chip provides $24 M H z$ clock output from CLK24 (Pin 4) which is connected to the input of the clock control logic of the system shown in figure 3.8. This control logic consists of a $74 H C 590$-bit Binary Counter, a $74 H C 163$ 4-bit Binary Counter, a $74 H C 74$ Dual D-Type Flip-flop and a $74 H C 00$ Quad-NAND chip. $74 H C 590$ is in free-running mode. Its QG (Pin 6) output is used as clock. Thus, it forms a square-wave clock signal of 187.5 KHz by dividing the 24 Mhz input frequency.
187.5 KHz clock signal is distributed to all sequential chips on the card when a Clock Enable (CLKEN) signal is in its logic high state. CLKEN is low only when $C E=^{\prime} 1^{\prime}$ and $D R=^{\prime} 1^{\prime} . D R$ is the output of D flip-flop connected to carry bit(Pin 15) of $74 H C 163$ 4-bit counter. This counter is reset to ' $0000^{\prime}$ when $C E==^{\prime} 1^{\prime}$ to give output carry after 15 clock cycles. Therefore, after A/D converter buffers are enabled, this clock signal changes its state for only 16 cycles to transmit 2 bytes data serially from isolated side to non-isolated side.


Figure 3.8: Clocking Logic

### 3.1.4 USB Interface

In a USB cable, there are only 4 lines $V C C, G N D, D+$ and $D-. D+$ and $D$ - carry data in differential form, increasing the transfer speed. Ez-USB chip works with USB 2.0 which is the High-Speed Specification of USB allowing up to $480 \mathrm{Mbits} / \mathrm{sec}$. A standard USB cable is used between the data acquisition system and the PC.

### 3.1.5 Implementation of Data Acquisition Hardware with Isolation

Data acquisition system had been implemented on breadboards using Cypress Ez-USB 2131QC Development Kit, before PCB implementation. This kit is a useful development tool for firmware design of custom hardware. It includes a Developer Board, a USB generic driver, a control panel application software and example codes for firmware development. Detailed information can be found in the official web site of Cypress Semiconductors. After development of the design, Data Acquisition Card with Isolation was implemented on PCB. Layout was designed by Cadsoft Eagle 4.09 PCB design software. Figure 3.9 shows this implementation. Isolated and non-isolated circuit elements were placed distant from each other to meet biomedical safety standards as shown in figure 3.10.


Figure 3.9: Implementation of the Data Acquisition Card with Isolation


Figure 3.10: Isolation Barrier in the Data Acquisition Card Layout

### 3.2 Software Design Materials and Methods

### 3.2.1 Microcontroller Software

The operation of Ez-USB is controlled by an A51 assembly code loaded to RAM of chip. Code was written in Keil $\mu$ Vision 2 Software platform. The code is fully given in Appendices. Registers and their special function bits are defined in "ezregs.inc" include file.

### 3.2.1.1 Introduction to USB

USB Topology and Transfer Types
In USB topology, there is a root hub which has the control software of all the transfers between computer and its peripherals. This is the host controller. Apart from it, there are hubs or peripheral devices connected. Hubs can be connected to multiple devices or other hubs since devices share time on the same USB line controlled by host controller. Transfers are done between a host and its device.

If a transfer is done from host to device, this transfer is abbreviated as OUT transfer. Otherwise it is an IN transfer.

There is a device address and an endpoint address in all USB transactions. Host communicates with the device at given address. It accomplishes transaction by reading from or writing to the specified endpoint location on the device.

Before transfer, a pipe should be associated between host controller software and device. USB pipes are not physical objects.

In USB, there are 4 different transfer types: Control Transfers, Bulk Transfers, Isochronous Transfers and Interrupt Transfers.

Control Transfers send requests and data related to abilities of device and its
configuration [2]. These transfers are done in device enumeration and renumeration purposes, interface settings, pipe configuration etc. This transfer type uses endpoint0.

Bulk Transfers are guaranteed data accuracy transfers, due to its handshaking and re-try mechanism for erroneous data. When there is available bus time, bulk transfer tokens are sent from host to device. If USB bus is idle or no other devices are connected, bulk transfer gets faster. Packet of size 8, 16, 32 or 64 bytes travel in this transfer. Its typical use is in printers, scanners etc.

Interrupt transfers are like bulk transfers, but it is only defined for IN transactions. Host controller regularly pings interrupt endpoints of the device after a specified polling interval. Mouse and keyboard use interrupt transfers.

Isochronous transfers are time-critical transfers. In every USB frame, there is an allocated bandwidth for isochronous data. But there can be erroneous data. Isochronous transfers are used in time-critical video streaming and similar purposes.

## Ez-USB Bulk Transfers

Our data acquisition system requires both data accuracy and minimum delivery time. Bulk transfer method is selected for purpose due to its guaranteed data accuracy with no other devices connected to USB root hub in order to minimize time-sharing of the serial USB line.

Bulk transfer is used for both transfer of digitized and isolated data to PC and user application requests from PC to device such as sampling frequency selection, A/D conversion initiation etc.

Ez-USB Bulk IN transfers are proceeded by first locating data to be transferred into corresponding IN endpoint buffers (i.e. IN2BUF). When the number of data bytes is loaded into the Byte Count Register of the endpoint (i.e. IN2BC), bulk transfer is armed. In case of an incoming IN token from the host, device sends data in endpoint buffers by handshaking.

Ez-USB Bulk OUT transfers are started after an incoming OUT token from the host controller. Device accepts and writes data transferred into its corresponding OUT endpoint buffers (i.e. OUT6BUF).

Status of bulk transfers can be followed from Control and Status Registers (i.e. OUT4CS).

The microcontroller software design procedure can be divided into three main parts: Initialization, Main Loop and Interrupt Services.

### 3.2.1.2 Ez-USB Initialization

Initialization code configures ports and enable USB interrupts in order to make microcontroller ready for communication with user application.

EZ-USB chip has 3 ports, bits of which can be set as input or output (I/O) data bits or special function bits. If bits of port configuration registers (PORTACFG, PORTBCFG or PORTCCFG) are set as ' 1 ', corresponding pins are used with their special functions described in Ez-USB Technical Reference, otherwise they are set as data I/O pins.

Direction of the pins are assigned by Output Enable registers (OEA, OEB or OEC). If its $O E$ bit is set logic ' 1 ', a pin is configured as an output. Data written to output registers (OUTA, OUTB or OUTC) are seen on output pins. If $O E=^{\prime} 0^{\prime}$, corresponding pin is a high resistance input. The logic state seen on an input pin is written to pin registers (PINSA, PINSB or PINSC).

According to table 3.1, all Ez-USB port pins were set as standard I/O or special function pins with their I/O directions.

PortB[0] (MUX) is initialized as logic ${ }^{\prime} 0^{\prime}$, in order to start $\mathrm{A} / \mathrm{D}$ conversion always from first analog data channel. PortB[1] $(C E)$ and $\operatorname{PortB}[2](R / \bar{C})$ are initalized as logic ' 0 ' to be sure that $\mathrm{A} / \mathrm{D}$ converter is ready for conversion.

Registers $R 1-R 6$ are used for different purposes. $R 1$ holds sampling period
information to be loaded to timer counter. $R 2$ is the data pointer showing next buffer location where data would be written into. $R 3, R 4$ and $R 5$ are used as temporary buffers while reading data from ports. $R 6$ is the pointer showing the endpoint to be filled before data IN transfer. Register $R 1$ is initialized for 1 KHz sampling of each channel. Other registers are initialized to decimal zero.

Different USB transactions create $I N T 2$ interrupt. Therefore, it has an autovectoring structure, starting from a base address. Each USB interrupt source is auto-vectored and jumped to a distinctive interrupt service routine (ISR). Autovectoring is enabled by setting USBBAV[0] (AVEN bit). EIE[0] is the interrupt enable mask for $I N T 2$. These bits are set at initialization. OUT6 and OUT4 endpoint interrupts are enabled to be used in PC communications.

Global interrupt enable bit is IE[7]. When this bit is not set, none of the sources on the chip create an interrupt.

### 3.2.1.3 Ez-USB Main Loop

After the initialization, program enters into an infinite loop. This loop checks register $R 2$ whether 64 bytes of data has been written to IN buffer or not. If true, it changes the endpoint buffer to be filled and arms IN transfer of 64-bytes data from full endpoint buffer. Otherwise, it waits buffer to be filled.

### 3.2.1.4 Ez-USB Interrupts

INT2, INT4, $\overline{I N T 5}$, Timer0 and Timer1 interrupts were used in design procedure.

Timer 1 creates an interrupt when its interrupt service is enabled and timer flag, TF1, is set. Interrupt service enters into first_data ISR. TF1 is automatically set when all bits of timer counter reach to ${ }^{\prime} 1^{\prime}$. IE[3] should be set before to have interrupt service when timer flag is set.

Starting from an initial value, timer counts up every 12 clock cycle of Ez-USB
chip. Since Ez-USB clock frequency is 24 MHz , the counting frequency of timer is 2 Mhz . The initial value of timer1 is determined by TH1 (first 8 bits of timer) and least significant five bits of TL1 registers. TL1 register is set as zero. Thus,

$$
\begin{equation*}
T_{s}=\frac{1}{f_{t}}\left[2^{13}-2^{5}(T H-1)\right] \tag{3.1}
\end{equation*}
$$

where $T_{s}$ is sampling period, $f_{t}$ is timer frequency and TH is initial value of TH1 register before counting.

From equation 3.1,

$$
\begin{equation*}
T H=256-\frac{T_{s} f_{t}}{32}+1 \tag{3.2}
\end{equation*}
$$

Calculating initial TH1 values from equation 3.2 with $f_{t}=2 \mathrm{MHz}$, TH values are found as decimal 7 for $250 \mathrm{~Hz}, 132$ for $500 \mathrm{~Hz}, 195$ for 1 KHz and 226 for 2 KHz sampling frequencies.

When TR1 bit is set high, counting starts. Timer flag, TF1, should also be cleared before the end of counting.

Timer 1 determines the sampling frequency of $\mathrm{A} / \mathrm{D}$ conversion. This timer counts for one sampling period. When interrupt service is handled, a short pulse is given to CE pin for initiating the A/D conversion of first analog data channel.

Timer 0 interrupt enters into second_data ISR. It was set for converting the second analog channel, immediately after reading converted first channel data. Therefore, a short and fixed delay occurs between sampling of different channels. Timer0 operates at the same procedure of timer1. Counter initialization is done through TH0 and TL0 registers. TR0 is the start of counting bit, whereas TF0 is the flag which rises when counting ends. IE[1] is interrupt enable bit of this timer.

Timer 0 counter was fixed to wait for $200 \mu$ sec, whereas sampling period of channels can be loaded from computer to TH1 and TL1 registers of Ez-USB timer1.
$\overline{I N T 5}$ interrupt is controlled by PortB[5] pin, which jumps the program to Int5Isr interrupt service at the falling edge of STS signal. This signal falls when

A/D conversion is completed. EIE[3] bit is the interrupt enable mask of $\overline{I N T 5}$. $R / \bar{C}$ is set high and $C E$ is given a short pulse to activate output latches of A/D converter and load shift registers. Rapidly $C E$ is set high again to start shifting of 16 -bits converted data to non-isolated side of circuit.

INT4 interrupt jumps program into Int4Isr. Its control is from pin PortB[4], which starts the interrupt service when $D R$ is at its rising edge. $D R=^{\prime} 1^{\prime}$ after all 16 data bits have been serially transmitted to non-isolated side and ready to be read from I/O ports. This interrupt is enabled by setting EIE[2].

INT4 Interrupt service firstly complements multiplexer control bit, to change analog data channel to be converted next. Then it reads PortA and PortC into registers $R 4$ and $R 5$. $C E$ and $R / \bar{C}$ are cleared in order to disable A/D converter and make it ready for next conversion. According to data pointer $R 2,2$-bytes data are written into their corresponding location at the IN endpoint buffers and $R 2$ is increased by two.

INT2 interrupts are used for two sources: Endpoint4 OUT and Endpoint6 OUT tokens. Isr_Ep4Out writes data sent from computer into register $R 1$ to save new sampling rate information. Isr_Ep6Out initiates A/D conversion after host request, by setting interrupt enable masks for Timer 1 , Timer 0 and $\overline{I N T 5}$ interrupts.

### 3.2.2 The User Application

The data acquisition system is controlled from the host computer by a user application. The application program was written in Microsoft Visual C++6.0, using Microsoft Windows Win32 API functions and Ez-USB I/O control functions. Its code is fully given in Appendices. Each function in the software will be described in this part.

### 3.2.2.1 Functions For Initialization and Main Loop

int WINAPI WinMain(HINSTANCE hInstance, HINSTANCE hPrevInstance, LPSTR lpCmdLine, INT iCmdShow)

WinMain function is the main function running in the application. This function calls initialization functions to create a window and append a menu bar on it. Then it continuously waits for user messages sent to the window.

## int WindowCreate (void)

Win32 Application software is initiated by creating a window in Microsoft Windows platform. Firstly, a window class is defined and its properties are entered. This window class should be registered by Microsoft Windows. Therefore, RegisterClass function is used to register defined window class wndclass. After registration of its class, the window is created in an overlapped structure using CreateWindow command. The window functions are accessed through its handle $h W n d$. It is then maximized to screen size by ShowWindow( $h W n d$, SW_SHOWMAXIMIZED) and UpdateWindow ( $h \mathrm{Wnd}$ ) commands.

## void menubar(HWND hWnd)

This function creates a menu tree for the application and appends this tree to the window. Main menu and its sub menus are created by CreateManu command. These objects are attached to their global HMENU type handles.

Menu items are declared for all sub menus, and then these sub menus are attached to their parent menu using InsertMenuItem command. Main Menu has two branches, File and Options.

File Menu has Download Firmware and Exit commands. On the other hand, Options menu contains controls for data acquisition and display settings. Options Menu maintain Start/Stop Reading, Start/Stop Recording, Change Sampling Rate and Change Full-Scale Voltage Range alternatives. Each menu item has a unique item wID, to distinguish user message sent. Main menu is appended to window by SetMenu( $h W n d, h M e n u)$ command.

Lastly, Options Menu is selected to be the Popup Menu. Therefore, it can be accessed by right-click of mouse on the screen.

## int WaitMessages(void)

This function gets messages are sent to window by GetMessage( $8 m s g$, NULL, 0, 0)) command. Then, it calls TranslateMessage( $\mathcal{F m s g}$ ) function to convert virtual-key messages into character messages. DispatchMessage( $\delta \mathrm{msg}$ ) function is called last to send character message into window process function WndProc.



Figure 3.11: User Application Software

### 3.2.2.2 Functions Called after User Commands

## LRESULT CALLBACK WndProc(HWND hWnd, UINT message, WPARAM wParam, LPARAM IParam)

This is the window process function which has user defined sub-functions to be executed for different window messages. These messages can be VM_CREATE, VM_PAINT, VM_DESTROY, VM_COMMAND etc.

A VM_PAINT message is received when UpdateWindow( $h W n d$ ) function is called, in order to redraw the invalidated part of the client screen. A device context is created by BeginPaint function to prepare window for painting and fill the paint structure with information on painting.

Firstly, axes and grids for both ECG and Respiratory Signal channels are drawn. Then, for each x-pixel ( $1024 x 768$ screen) on the screen, corresponding ypixel is found by calling functions $f(x)$ and $g(x)$. By drawing lines from consecutive y values, continuous signals are drawn on the client area. Figure 3.11 shows the application window screen while receiving data from the device.

VM_DESTROY message sends PostQuitMessage(0) command to close window.

VM_COMMAND message is sent when one of the menu items is selected. By checking the wParam parameter of the message, selected item is distinguished. This parameter should be same as wID of menu item selected. Application responses for different wID values are given in table 3.2.

VM_RBUTTONDOWN message is sent after right-click of mouse. x and y pixels of the mouse pointer are found. Using TrackPopupMenu command, Options Menu is brought to screen as popup menu at that screen coordinate.
void BeginReadProc (void)
This function initializes Ez-USB connection. Firstly a handle to USB device is opened by calling bOpenDriver function. This handle is used in all USB control

| wID | Command | Value | Response |
| :---: | :---: | :---: | :---: |
| 'd' | Download Firmware | - | anchordownload() called |
| '1' | Sampling Rate | 250 Hz | ChangeSamplingRate(7) called, 8 samples/packet-ch displayed |
| '2' | Sampling Rate | 500 Hz | ChangeSamplingRate(132) called, 4 samples/packet-ch displayed |
| '3' | Sampling Rate | 1 KHz | ChangeSamplingRate(195) called, 2 samples/packet-ch displayed |
| '4' | Sampling Rate | 2 KHz | ChangeSamplingRate(226) called, 1 samples/packet-ch displayed |
| '5' | CH1 Voltage Scale | $\pm 5 \mathrm{~V}$ | Set voltagescale1=1 |
| '6' | CH1 Voltage Scale | $\pm 2 \mathrm{~V}$ | Set voltagescale1=2 |
| '7' | CH1 Voltage Scale | $\pm 1 \mathrm{~V}$ | Set voltagescale1=5 |
| '8' | CH1 Voltage Scale | $\pm 500 \mathrm{mV}$ | Set voltagescale1=10 |
| '9' | CH1 Voltage Scale | $\pm 100 \mathrm{mV}$ | Set voltagescale1=50 |
| '10' | CH2 Voltage Scale | $\pm 5 \mathrm{~V}$ | Set voltagescale $2=1$ |
| '11' | CH2 Voltage Scale | $\pm 2 \mathrm{~V}$ | Set voltagescale2=2 |
| '12' | CH2 Voltage Scale | $\pm 1 \mathrm{~V}$ | Set voltagescale2=5 |
| '13' | CH2 Voltage Scale | $\pm 500 \mathrm{mV}$ | Set voltagescale2=10 |
| '14' | CH2 Voltage Scale | $\pm 100 \mathrm{mV}$ | Set voltagescale2=50 |
| 's' | Start/Stop Recording | Start | StopRead flag is FALSE <br> BeginReadProc() initializes connection, WriteOutProc(16) enables Ez-USB, A suspended reading thread created, Thread priority set 'high' and resumed |
|  |  | Stop | StopRead flag is TRUE, <br> Call EndReadProc() closes connection |
|  |  | Start | Rec flag is TRUE, <br> Recording buffers are allocated, fopen creates output files, Recorded data counter is ' 0 ' |
|  |  | Stop | Rec flag is FALSE, fwrite writes buffers to files, fclose close output files, Buffers are freed |
| 'x' | Exit | - | Window is quitted |

Table 3.2: Application Response to Messages Sent by User Commands
functions.

For communication with Ez-USB, DeviceIoControl command is used. DeviceIoControl input parameters are handle, corresponding IO control code (IOCTL), and buffers used in the communication process with their sizes. EzUSB Interface '0' with Alternate Setting ' 1 ' is loaded to device. Control code for interface setting is IOCTL_Ezusb_SETINTERFACE.

Lastly, 64-byte buffers are allocated for Bulk Data Transfer in reading process and the function returns.
void WriteOutProc (BYTE command)
To enable Ez-USB timer interrupts, command $=0 x 16$ is sent from the host computer. This OUT transfer is done on pipe 6. Firstly, pipe is reset using DeviceIoControl with IOCTL_Ezusb_RESETPIPE IO control code. A 1-byte size buffer is allocated to hold command input. A Bulk Transfer Control Structure is created and pipe information is entered to it. DeviceIoControl is called for EzUSB Bulk OUT Transfer. IOCTL_EZUSB_BULK_WRITE is the control code for this transfer. Before returning, function calls DeviceIoControl once more to abort active request tokens on the pipe. IOCTL_Ezusb_ABORTPIPE control code is entered as function input. There can be more commands sent to Ez-USB through this function. Ez-USB can compare incoming byte and respond.

## ULONG _stdcall READ_ISO_BUFFER (LPVOID lpParameter)

The reading thread is this _stdcall structure. Two pipes are used in reading data process, pipe 1 and pipe3. While StopRead flag is FALSE, a reading operation is looped. After every packet, pipe used is toggled and reset.

DeviceIoControl with IOCTL_EZUSB_BULK_READ control code reads from IN endpoints of Ez-USB into the allocated 64-byte buffer isobuf. This buffer is decomposed into two temporary data buffers of 2-byte union elements with size 1024. These buffers are for CH1 and CH2 data displayed on the screen. After reception of every packet, these buffers are shifted by the number of displayed samples/packet at selected sampling frequency. New data are written to emptied
locations. If record flag is set, without discarding any data, isobuf is directly decomposed and 2-bytes data samples are located into channel record buffers. The screen is updated by invalidating the specified rectangle on the client window, and calling UpdateWindow(hWnd) function. This call is done every 64 msec for each channel.
void EndReadProc(void)
Both pipes used in reading thread are aborted for waiting IN tokens and reading buffer is freed.

```
void ChangeSamplingRate (BYTE rate)
```

Input byte is transferred directly by Ez-USB Bulk OUT Transfer. It is sent over pipe 4. Therefore, sampling rate can be changed online while receiving data. Pipe is reset and aborted as in other transfers.

## int $f($ int $x)$

$f(x)$ and $g(x)$ functions calculate $y$ pixels for each $x$ pixel given. While reading the display buffers of the channels, data value of ' 0 ' corresponds to -10 V , whereas data value of 65535 corresponds to 10 V analog voltage. The full-scale range is 256 vertical pixels, but full-scale voltage range can be reduced by magnifying the output by a scale factor voltagescale1 (or 2).

## BOOLEAN bOpenDriver (HANDLE * phDeviceHandle, PCHAR devname)

This function is the access of the application software to the Ez-USB driver kernel. The device handle is created like a file using CreateFile command for the device at address " $\backslash \backslash \backslash \backslash . \backslash \backslash$ Ezusb-0"

## Chapter 4

## Design Simulations

Before implementation of the hardware design, some simulations were performed in Orcad PSpice simulation environment.

### 4.1 ECG Front-End Circuit Simulations

Designed front-end circuit is simulated for its frequency response characteristics. Differential gain of the ECG front-end circuit is illustrated in figure 4.1 for a 1 mV voltage difference between $R A$ and $L A$ inputs. $58,5 d B$ gain is observed in operating frequencies. The differential gain of the differential amplifier stage is $A D M_{d B}=58,50 d B-30.10 d B=28.40 d B$. Cut-off frequencies are at 0.05 Hz and 105 Hz in simulation.

Figure 4.2 shows the common mode gain of the circuit with $20 V_{p p}$ common mode voltage at input terminals $R A$ and $L A$. It can be easily seen that, $A C M_{d B}=-67,50 d B-30.10 d B=-97.40 d B$ common mode rejection occurs at the output of differential amplifier stage at operating frequencies. Therefore CMRR of the whole circuit simulated is $126 d B$. However, in practice these values cannot be achieved due to unbalanced elements in circuit.


Figure 4.1: Differential Gain of the ECG Front-End Circuit


Figure 4.2: Common Mode Gain of the ECG Front-End Circuit

### 4.2 Respiratory Signal Front-End Circuit Simulation

Same circuit in respiratory signal front-end design is simulated for its differential gain as it can be seen from figure 4.3.


Figure 4.3: Differential Gain of the Respiratory Front-End Circuit

### 4.3 Data Acquisition System Registers Timing Simulation

The operation of the $\mathrm{P} / \mathrm{S}$ and $\mathrm{S} / \mathrm{P}$ registers are simulated using control signals and clocking. Test circuit is shown in figure 4.4. Since, PSpice models of AD574 and Cpress AN2131QC chips do not exist, they are not involved in the simulation. Also optocoupler operation of serial data signal is tested in this simulation. CE and CLKOUT signals are also isolated through optocoupler in design, although simulation circuit does not involve. VCC and GND signals are common in PSpice so simulation circuit is not isolated as in design.


Figure 4.4: Shift Registers Timing Simulation Circuit

Simulation is displayed in figure 4.5 . The inputs of $\mathrm{P} / \mathrm{S}$ registers were held constant at binary "1100101010101000". During simulation, CE signal rises to initiate serial transmission. After 16 clock cycles, CLKEN signal goes low to hold output latches of the $\mathrm{S} / \mathrm{P}$ registers constant. When $C E=0$, clock is enabled again. Read operation is done at that interval in design before $C E$ goes low.


Figure 4.5: Shift Registers Timing Simulation Results

### 4.4 Power Supply Simulation

The operation of power supply was simulated before implementation with $50 \Omega$ load resistances (see figure 4.6). Instead of transformer, three sinusoidal voltage sources with magnitudes $15 V_{R M S}, 15 V_{R M S}$ and $10 V_{R M S}$ were used in simulation. Loading currents of the device are less than the ones in simulation. Therefore, this power supply works properly with the device.

Figure 4.7 shows simulation results for power supply circuit designed. $\pm 12 V D C$ and $5 V D C$ regulated outputs are supplied by the circuit.


Figure 4.6: Power Supply Simulation Circuit


Figure 4.7: Power Supply Simulation Results

## Chapter 5

## Device Compliance Tests

The system has been tested for compliance with ANSI AAMI standards. These tests are explained in this chapter.

### 5.1 Power Supply Isolation Test

Since power supply isolation is done through the transformer, it was tested for its isolation resistance at $220 V_{R M S}$ line voltage. Test circuit is given in figure 5.1.

A $1 K \Omega$ resistor was connected in series with secondary winding of transformer.


Figure 5.1: Power Supply Isolation Test Circuit

Primary winding was at $220 V_{R M S}$ line voltage. The voltage read on series resistor is

$$
\begin{equation*}
V_{R M S}=I_{R M S} R \tag{5.1}
\end{equation*}
$$

So leakage current I is

$$
\begin{equation*}
I_{R M S}=V_{R M S} / 1000 \tag{5.2}
\end{equation*}
$$

Voltage on $1 K \Omega$ resistor was measured as $19 m V_{R M S}$. Therefore, from equation 5.2, leakage current of transformer at line voltage was calculated as

$$
I_{R M S}=19 \mu A
$$

### 5.2 ECG Front-End Circuit Performance Test

### 5.2.1 CMRR of the Front-End Circuit

The common mode gain of the circuit was tested with $20 V_{p p}$ connected to both $R A$ and $L A$ input terminals. Voltage on the output of front-end circuit was observed on oscilloscope screen. Measured output voltage is

$$
\begin{equation*}
V_{\text {OUT }}=80 m V_{p p} \tag{5.3}
\end{equation*}
$$

Thus common mode gain measured at the output of the ECG front-end circuit is

$$
\begin{equation*}
A C M_{d B, \text { overall }}=20 \log \left(\frac{V_{O U T}}{V_{I N}}\right)=-47.96 d B \tag{5.4}
\end{equation*}
$$

Since the last stage of the circuit has a differential gain of 30.10 dB , common mode rejection at the output of the differential amplifier stage is

$$
\begin{equation*}
A C M_{d B}=-47.96 d B-30.10 d B=-78.06 d B \tag{5.5}
\end{equation*}
$$

Differential gain of the circuit was tested with $R A=2.6 m V_{p p}$ and $L A=0 V$. Front-end output voltage measured on oscilloscope is

$$
\begin{equation*}
V_{O U T}=2.20 V_{p p} \tag{5.6}
\end{equation*}
$$

Therefore, differential gain of the circuit is

$$
\begin{equation*}
A D M_{d B, \text { overall }}=20 \log \left(\frac{V_{O U T}}{V_{I N}}\right)=58.55 d B \tag{5.7}
\end{equation*}
$$

When referred to the output of the differential amplifier stage

$$
\begin{equation*}
A D M_{d B}=58.55 d B-30.10 d B=28.45 d B \tag{5.8}
\end{equation*}
$$

The CMRR of the differential amplifier stage is,

$$
\begin{equation*}
C M R R_{d B}=A D M_{d B}-A C M_{d B}=28.45 d B-(-78.06 d B)=106.51 d B \tag{5.9}
\end{equation*}
$$

### 5.2.2 Cut-off Frequencies of the Front-End Circuit

Cut-off frequencies of the circuit were found by using an input of $R A=2.6 m V_{p p}$ and $L A=0 V$ at different frequencies. Maximum front-end circuit output voltage measured on the oscilloscope is

$$
V_{\text {OUT }, \text { max }}=2.20 V_{p p}
$$

Output voltage decreased to

$$
V_{O U T}=\frac{1}{\sqrt{2}} V_{O U T, \max }=1.56 V_{p p}
$$

when

$$
\begin{align*}
f_{c, 1} & =0.05 H z  \tag{5.10}\\
f_{c, 2} & =110 \mathrm{~Hz} \tag{5.11}
\end{align*}
$$

which are the $3 d B$ cut-off frequencies. These measured cut-off frequencies are very close to the simulation results.

### 5.3 AAMI Compliance Test of the CMR of the Device

A $20 V_{p p}$ common mode signal was connected between the patient connections and the earth ground. The recorded output voltage of the system is

$$
\begin{equation*}
V=80 m V_{p p} \tag{5.12}
\end{equation*}
$$

When we refer this voltage to the patient connection inputs

$$
\begin{equation*}
V=\frac{80 m V_{p p}}{820}=97.5 \mu V_{p p} \tag{5.13}
\end{equation*}
$$

AAMI standard for this voltage is $1 m V_{p p}$ when referred to the patient connections. So, the system is compliant to performance standards of AAMI [5].

### 5.4 AAMI Compliance Test of the Safety Risk Currents

The device was tested for its compliance with AAMI safe current limits, by following the test instructions in the standard.

### 5.4.1 The Patient Source Risk Current Tests

The test circuit is given in figure 5.2. The current is measured from the patient connections to the earth ground, from device enclosure to the earth ground, or between the patient connections when

- the reversing switch is reversed or not
- the device power is on or off
- the ground is open or intact


Figure 5.2: Patient Source Risk Currents Test Circuit

|  | ON | OFF | S Rev (ON) | S Rev (OFF) |
| :--- | :---: | :---: | :---: | :---: |
| LA/Earth | 1.67 | 1.09 | 1.54 | 3.30 |
| RA/Earth | 1.56 | 0.99 | 1.61 | 3.27 |
| RL/Earth | 2.00 | 1.26 | 2.42 | 3.43 |
| All Leads/Earth | 1.83 | 0.99 | 2.13 | 3.43 |
| RA/RL | 1.00 | 0.60 | 1.08 | 2.56 |
| RA/LA | 0.78 | 0.60 | 0.72 | 1.02 |
| LA/RL | 1.10 | 0.64 | 1.09 | 2.05 |

Table 5.1: Measured Patient Source Currents $(\mu A)$

Ground is intact with the device enclosure, in order to reduce 50 Hz interference. Therefore, ground is not switched to open position. Patient source currents are found by the values read on the millivoltmeter from equation 5.1 where $|R|=1000$ at 50 Hz . Measurement results are shown in table 5.1. The risk current limit is $10 \mu A$ for patient source currents. These results are compliant with the standard.

### 5.4.2 The Patient Sink Risk Current Tests

For an isolated patient-connected apparatus, the patient sink risk current limit is $50 \mu A$ for single fault situations with $220 \mathrm{~V} A C$ input from the patient ends of the connection cables. The test circuit is given in figure 5.3.

Measured patient sink currents are given in table 5.2 when device power ON.


Figure 5.3: Patient Sink Risk Currents Test Circuit

|  | RA | LA | RL |
| :---: | :---: | :---: | :---: |
| Power ON | 17 | 17 | 19 |

Table 5.2: Measured Patient Sink Currents $(\mu A)$

### 5.4.3 The Chassis Source Risk Current Test

This test was applied between device enclosure and earth ground. The limit for chassis source current is $100 \mu \mathrm{~A}$ for isolated patient-connected apparatus.

The measured current value is $2.03 \mu A$ for both ON and OFF states of the device power.

## Chapter 6

## Digital Signal Processing Software

Data saved by acquisition system is processed by digital signal processing methods using MATLAB 6.5 Release 13 Software tool. This signal processing includes filtering of the recorded data and analysis techniques for research purposes.

### 6.1 ECG Signal Processing and Heart Rate Variability Analysis

### 6.1.1 ECG Filtering

In spite of using various noise rejection methods in hardware design process, ECG signal cannot be recorded without interference. Thus, it should be filtered to suppress noise frequencies.

Filtering process is done in time domain using Filter command of MATLAB. Filter is a Finite Impulse Response (FIR) Filter. Filters used in design are described below:

Lowpass Filter Lowpass filtering is needed to suppress EMG and other high frequency signal interferences. A Moving Average (MA) lowpass filter is designed for its linear phase response. The equation for a noncausal moving average low pass filter is

$$
\begin{equation*}
x[n]=\frac{1}{2 N} \sum_{i=-N+1}^{N} \delta[n-i] \tag{6.1}
\end{equation*}
$$

Z-Transform of signal $x[n]$ is

$$
\begin{align*}
& X(z)=\sum_{n=-\infty}^{\infty} x[n] z^{-n} \\
&=\frac{1}{2 N} z^{N-1} \sum_{n=-\infty}^{\infty} \sum_{k=0}^{2 N-1} \delta[n-k] z^{-n} \\
&=\frac{1}{2 N} z^{N-1} \sum_{k=0}^{2 N-1} \sum_{n=-\infty}^{\infty} \delta[n-k] z^{-n} \\
&=\frac{1}{2 N} z^{N-1} \sum_{k=0}^{2 N-1} z^{-k} \\
&=\frac{1}{2 N} z^{N-1} \frac{1-z^{-2 N}}{1-z^{-1}} \\
&=\frac{1}{2 N} z^{N-1} \frac{z^{-N}}{z^{-1 / 2}} \frac{z^{N}-z^{-N}}{z^{1 / 2}-z^{-1 / 2}} \\
& X(z)=\frac{1}{2 N} z^{-1 / 2} \frac{z^{N}-z^{-N}}{z^{1 / 2}-z^{-1 / 2}} \tag{6.2}
\end{align*}
$$

Fourier Transform of a filter is found from its Z-Transform, using

$$
\begin{equation*}
X(j \omega)=\left.X(z)\right|_{z=e^{j \omega}} \tag{6.3}
\end{equation*}
$$

where $\omega$ is between $[0,2 \pi]$. Therefore, frequency response of the filter is

$$
\begin{gather*}
X(j \omega)=e^{-j \omega / 2} \frac{\operatorname{sinc}(N \omega)}{\operatorname{sinc}(\omega / 2)}  \tag{6.4}\\
\forall \omega: N \omega=k \pi, k \in Z^{+} \rightarrow X(j \omega)=0 \tag{6.5}
\end{gather*}
$$

This lowpass filter is also used to eliminate 50 Hz interference, by suppressing 50 Hz frequency. For $f=50 \mathrm{~Hz}$ signal sampled at $f_{s}=1 \mathrm{KHz}$, normalized frequency is

$$
w=2 \pi \frac{f}{f_{s}}=2 \pi \frac{50}{1000}=0.1 \pi
$$

From equation 6.5 , when

$$
N=\frac{\pi}{\omega}=\frac{\pi}{0.1 \pi}=10
$$

the frequency response sinks to zero at 50 Hz .
Therefore, lowpass filter was designed with $N=10$. Frequency response of the filter is shown in figure 6.1. The cut-off frequency is at $f_{c}=22 \mathrm{~Hz}$ which reduces the EMG signal interference on the ECG signal.


Figure 6.1: Frequency Response of the Lowpass Filter with 50 Hz Notch

Time and frequency domain representations of the lowpass filter are

$$
\begin{aligned}
x_{l p}[n] & =\frac{1}{20} \sum_{i=-9}^{10} \delta[n-i] \\
X_{l p}(j \omega) & =e^{-j \omega / 2} \frac{\operatorname{sinc}(10 \omega)}{\operatorname{sinc}(\omega / 2)}
\end{aligned}
$$

Highpass Filter Electrode contact potential changes and other motion artifacts create very low frequency components. These frequencies should be filtered in order to have nearly same baseline in determination of QRS complexes.

Linear-phase filter design is implemented not to make original signal corrupted.

A linear phase moving average highpass filter is,

$$
\begin{equation*}
x_{h p}[n]=\delta[n]-\frac{1}{2 N} \sum_{i=-N+1}^{N} \delta[n-i] \tag{6.6}
\end{equation*}
$$

Z-Transform of signal $x_{h p}[n]$ is,

$$
\begin{equation*}
X_{h p}(z)=1-\frac{1}{2 N} z^{-1 / 2} \frac{z^{N}-z^{-N}}{z^{1 / 2}-z^{-1 / 2}} \tag{6.7}
\end{equation*}
$$

From equation 6.3, frequency response of the filter is

$$
\begin{equation*}
X_{h p}(j \omega)=1-e^{-j \omega / 2} \frac{\operatorname{sinc}(N \omega)}{\operatorname{sinc}(\omega / 2)} \tag{6.8}
\end{equation*}
$$

A filter with the 3 db cut-off frequency at $f_{c}=1.5 \mathrm{~Hz}$ was designed. At 1 KHz sampling rate $N=500$ was selected as the filter length. Frequency response of the highpass filter is shown in figure 6.2.



Figure 6.2: Frequency Response of the ECG Highpass Filter

These filters are applied successively on the recorded ECG data in order to have a smooth input signal for heart rate variability signal processing. In figure 6.3, application of the filters on a recorded data is shown.




Figure 6.3: Successive Application of the ECG Filters

### 6.1.2 Heart Rate Variability Analysis

Heart rate variability is evaluated by determination of time intervals between successive R-R complexes [1]. Therefore, R-waves on each heart period should be found.

In determination of R-waves, firstly QRS complexes are found. For this purpose, $D F 1$ method is used which is based on first derivative of the signal. This method was explained by Friesen et al [7].

In R-wave detection method,

- Firstly, the first derivative is found by filtering with

$$
y f i l t[n]=[2 / 10,1 / 10,0,-1 / 10,-2 / 10]
$$

where $n \geq-2$.

- Then, the maximum values of the first derivative in 3 sec intervals are found.
- Median value of these maximums is found and the slope threshold is determined as 0.7 of this value.
- When 3 successive points of the first derivative exceeds slope threshold, the first point is determined as an R-wave.
- There cannot be another R -wave in the first 0.3 seconds after the determination of one.


Figure 6.4: R-Wave Detection

R -wave detection using this method is illustrated in figure 6.4.
After determination of R-waves, heart rate variability signal is formed [3]. As shown in figure 6.5, time intervals between successive $R$-waves are found as event
series. Then, interval function which gives R-R intervals as a function of time is formed. In order to convert this discrete-time signal into uniformly sampled form, it is interpolated at 4 Hz sampling rate.


Figure 6.5: HRV Signal Formation

Time domain analysis of HRV is done by calculating the mean and the standard deviation of the signal for the whole record. Lastly, power spectral density estimate (PSD) of the HRV signal is found using the covariance method.

### 6.2 Respiratory Signal Processing

Respiration is recorded simultaneously with ECG data. So in signal processing, time axis used in processing should be the same with ECG. That's why filtering and processing is done through the same time variable " t ".

### 6.2.1 Filtering

Highpass Filtering To reduce error in respiratory rate calculations, baseline differences on the signal was removed by highpass filtering. A moving average filter with 3 db cut-off frequency at $f_{c}=0.075 \mathrm{~Hz}$ is designed. At 1 KHz sampling rate $N=5000$ is selected as filter length. Frequency response of designed highpass filter is shown in figure 6.6.


Figure 6.6: Frequency Response of the Respiratory Highpass Filter
The filter response is

$$
\begin{equation*}
X_{h p}(j \omega)=1-e^{-j \omega / 2} \frac{\operatorname{sinc}(5000 \omega)}{\operatorname{sinc}(\omega / 2)} \tag{6.9}
\end{equation*}
$$

Lowpass Filtering The lowpass filter designed for ECG is used also in respiration signal processing. Thus, 50 Hz interference is reduced. There is also another MA lowpass filter with $N=320$ (at 1 KHz sampling rate) used for noise reduction in respiratory signal. The cut-off frequency of this filter is at $f_{c}=1.4 H z$. Since respiration rate is below 1 Hz , the signal is not corrupted. Its frequency response is given in the figure 6.7.

The filters are successively applied to respiratory signal as shown in figure 6.8.


Figure 6.7: Frequency Response of the Respiratory Lowpass Filter


Figure 6.8: Successive Application of the Respiratory Signal Filters

### 6.2.2 Respiration Variability Analysis

Due to thermocouple circuitry, respiration signal rises during expiration. On the other hand, signal falls after inspiration starts. Since the inspiration is not uniform during breathing, respiratory fiducial points are determined according to initiation of expiration. The same differentiation and threshold method is used with R-wave detection for purpose. Firstly the signal is differentiated by filtering with

$$
\operatorname{respfilt}[n]=[2 / 10,1 / 10,0,-1 / 10,-2 / 10]
$$

If the derivative is above a specified threshold, the corresponding point is a fiducial point of respiration. Application of method on a recorded respiration signal is shown in figure 6.9.

Respiration variability signal is found, by interpolating discrete time-series function of successive fiducial points. Respiration variability signal is then analyzed with its mean,standard deviation and histogram.


Figure 6.9: Respiratory Fiducial Point Determination

## Chapter 7

## Recording Results

The recording experiments were done on different patients. In these experiments, ECG and respiration of the patient were recorded by the following method:

- Firstly, during spontaneous breathing of the patient, ECG and respiration were recorded for $4-5$ minutes.
- Secondly, a metronome was adjusted to 2 seconds and the patient controlled his/her respiration to have a constant period at 4 -sec. During this breathing, ECG and respiration were recorded for $4-5$ minutes.

Results from two patients are given below.

### 7.1 Results of Patient 1

### 7.1.1 Spontaneous Breathing




Figure 7.1: Spontaneous Breathing of Patient 1: Respiration Variability


Figure 7.2: Spontaneous Breathing of Patient 1: HRV

| Breathing Type | Spontaneous | Controlled |
| :--- | :---: | :---: |
| Respiratory Mean | 3.7431 | 3.9509 |
| Respiratory Standard Deviation | 0.3754 | 0.2197 |
| HRV Mean | 0.7986 | 0.7214 |
| HRV Standard Deviation | 0.0758 | 0.0977 |

Table 7.1: Time Domain Parameters of Patient 1 Records

### 7.1.2 Controlled Breathing



Figure 7.3: Controlled Breathing of Patient 1: Respiration Variability


Figure 7.4: Controlled Breathing of Patient 1: HRV

### 7.2 Results of Patient 2

### 7.2.1 Spontaneous Breathing



Figure 7.5: Spontaneous Breathing of Patient 2: Respiration Variability



Figure 7.6: Spontaneous Breathing of Patient 2: HRV

| Breathing Type | Spontaneous | Controlled |
| :--- | :---: | :---: |
| Respiratory Mean | 3.9809 | 4.1793 |
| Respiratory Standard Deviation | 0.5501 | 0.2681 |
| HRV Mean | 0.8039 | 0.7898 |
| HRV Standard Deviation | 0.0438 | 0.0453 |

Table 7.2: Time Domain Parameters of Patient 2 Records

### 7.2.2 Controlled Breathing



Figure 7.7: Controlled Breathing of Patient 2: Respiration Variability


Figure 7.8: Controlled Breathing of Patient 2: HRV

## Chapter 8

## Discussion

The recording results show that, in spontaneous breathing, standard deviation of the respiratory signal is large. Power spectral estimate of HRV has its maximum power in Very Low Frequency (VLF, $f<0.04 \mathrm{~Hz}$ ) and Low Frequency (LF, $f \cong=0.1 \mathrm{~Hz}$ ) components.

However, in controlled breathing experiments, decrease in the standard deviation of respiration causes the power spectral estimate of HRV to change. The maximum power is observed in the High Frequency (HF) component, which shows the respiratory rate.

The experiments were done for short-term recordings of $4-5$ minutes. In case of long-term recordings, more reliable results can be observed in power spectral estimation of the HRV.

In the instrumentation of the device, power consumption was not an important design limitation for us. Therefore, selection of the circuit elements such as A/D converter, resistors and capacitors was not based on low power consumption. With careful selection of these parts, a lower power device can be implemented.

The data acquisition sytem was implemented with USB Bulk Transfer method, which satisfies data accuracy rather than delivery time accuracy. However, in the experiments, if the USB 2.0 hub of the computer is connected to only this device,
the system works like a real-time implementation.

Device compliance tests for AAMI standards have satisfactory results for the patient source, the patient sink and the chassis source currents.

## Chapter 9

## Conclusion

A PC-based HRV recording system with respiration was designed and implemented in this study. Respiration was recorded from the nose by a thermocouple which had been placed in a nasal tube. HRV recording was done by a singlechannel ECG amplifier. USB interface was used for the PC communications.

Firstly, its safety tests were performed for compliance with AAMI standards.

Secondly, successful short-term recording experiments were done with different patients for HRV changes between spontaneous breathing and controlled breathing. After these experiments, analysis of recorded data revealed differences in both time and frequency domain analysis of the HRV.

With its data acquisition speed and patient comfort, the device gives accurate results of HRV and respiration analysis. We believe that in the future, the exact effects of respiration on the HRV will be clearly determined by use of such a simultaneous recording device.

## Bibliography

[1] Heart rate variability: standards of measurement, physiological interpretation and clinical use. task force of the european society of cardiology and the north american society of pacing and electrophysiology. AHA Circulation, 93(5):1043-1065, March 1996.
[2] J. Axelson. USB Complete: Everything You Need to Develop Custom USB Peripherals. Lakeview Research, Madison, 1999.
[3] G. Baselli, S. Cerutti, S. Civardi, F. Lombardi, A. Malliani, M. Merri, M. Pagani, and G. Rizzo. Heart rate variability signal processing: A quantitative approach as an aid to diagnosis in cardiovascular pathologies. Int J Biomed Comput, 20(1-2):51-70, January 1987.
[4] L. Bernardi, J. Wdowczyk-Szulc, C. Valenti, S. Castoldi, C. Passino, G. Spadacini, and P. Sleight. Effects of controlled breathing, mental activity and mental stress with or without verbalization on heart rate variability. $J$ Am Coll Cardiol, 35(6):1462-1469, May 2000.
[5] Association for the Advancement of Medical Instrumentation. American national standard for diagnostic electrocardiographic devices. Standard EC11, American National Standards Institute, September 1982.
[6] Association for the Advancement of Medical Instrumentation. American national standard, safe current limits for electromedical apparatus. Standard ES1, American National Standards Institute, December 1993.
[7] G. M. Friesen, T. C. Jannett, M. A. Jadallah, S. L. Yates, S. R. Quint, and H. T. Nagle. A comparison of the noise sensitivity of nine qrs detection algorithms. IEEE Transactions on Biomedical Engineering, 37(1):85-98, January 1990.
[8] J. A. Hirsh and B. Bishop. Respiratory sinus arrhythmia in humans: how breathing pattern modulates heart rate. Am J Physiol Heart Circ Physiol, 241(4):H620-H629, 1981.
[9] R. Pallas-Areny and J. G. Webster. Common mode rejection ratio for cascaded differential amplifier stages. IEEE Transactions on Instrumentation and Measurement, 40(4):677-681, August 1991.
[10] R. Pallas-Areny and J. G. Webster. Common mode rejection ratio in differential amplifiers. IEEE Transactions on Instrumentation and Measurement, 40(4):669-676, August 1991.
[11] C. S. Rangan, G. R. Sarma, and V. S. V. Mani. Instrumentation Devices and Systems. Tata McGraw-Hill, New Delhi, 1983.
[12] J. D. Schipke, M. Pelzer, and G. Arnold. Effect of respiration rate on shortterm heart rate variability. J Clin Basic Cardiol, 2:92-95, 1999.
[13] Lt. Col. K. K. Tripathi. Respiration and heart rate variability: a review with special reference to its application in aerospace medicine. Int $J$ Aerospace Med, 48(1):64-75, 2004.
[14] M. Ursino and E. Magosso. Role of short-term cardiovascular regulation in heart period variability: a modeling study. Am J Physiol Heart Circ Physiol, 284:1479-1493, April 2003.
[15] J. G. Webster. Medical Instrumentation Application and Design. John Wiley and Sons, New York, 1998.

## Appendix A

## Final Implementation of the Device




## Appendix B

## The Source Codes

## B. 1 Instruction Set for the Microcontroller

Table B-1 Legend for Instruction Set Table

| Symbol | Function |
| :---: | :---: |
| A | Accumulator |
| Rn | Register (R0-R7, in the bank selected by RS1:RS0) |
| direct | Internal RAM location (0x00-0x7F in the "Lower 128", or 0x80-0xFF in "SFR" space) |
| @Ri | Internal RAM location ( $0 \times 00-0 \times 7 F$ in the "Lower 128 ", or $0 \times 80-0 \times F F$ in the "Upper 128") pointed to by R0 or R1 |
| rel | Program-memory offset ( -128 to +127 bytes relative to the first byte of the following instruction). Used by conditional jumps and SJMP. |
| bit | Bit address (0x20-x2F in the "Lower 128," and SFRs 0x80, 0x88, ..., 0xF0, 0xF8) |
| \#data | 8 -bit constant (0-255) |
| \#data16 | 16-bit constant (0-65535) |
| addr16 | 16-bit destination address; used by LCALL and LJMP, which branch anywhere in program memory |
| addr11 | 11-bit destination address; used by ACALL and AJMP, which branch only within the current 2 K page of program memory (i.e., the upper 5 address bits are copied from the PC) |
| PC | Program Counter; holds the address of the currently-executing instruction. For the purposes of "ACALL", "AJMP", and "MOVC A,@A+PC" instructions, the PC holds the address of the first byte of the instruction following the currently-executing instruction. |

Table B-2 EZ-USB Instruction Set

| Mnemonic | Description |  |  | Bytes | Cycles | PSW <br> Flags <br> Affected |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| Opcode <br> (Hex) |  |  |  |  |  |  |
| ADD A, Rn | Add register to A | 1 | 1 | CY OV AC | $28-2 \mathrm{~F}$ |  |
| ADD A, direct | Add direct byte to A | 2 | 2 | CY OV AC | 25 |  |
| ADD A, @Ri | Add data memory to A | 1 | 1 | CY OV AC | $26-27$ |  |
| ADD A, \#data | Add immediate to A | 2 | 2 | CY OV AC | 24 |  |
| ADDC A, Rn | Add register to A with carry | 1 | 1 | CY OV AC | $38-3 F$ |  |
| ADDC A, direct | Add direct byte to A with carry | 2 | 2 | CY OV AC | 35 |  |
| ADDC A, @Ri | Add data memory to A with carry | 1 | 1 | CY OV AC | $36-37$ |  |
| ADDC A, \#data | Add immediate to A with carry | 2 | 2 | CY OV AC | 34 |  |
| SUBB A, Rn | Subtract register from A with borrow | 1 | 1 | CY OV AC | $98-9 F$ |  |
| SUBB A, direct | Subtract direct byte from A with borrow | 2 | 2 | CY OV AC | 95 |  |
| SUBB A, @Ri | Subtract data memory from A with borrow | 1 | 1 | CY OV AC | $96-97$ |  |
| SUBB A, \#data | Subtract immediate from A with borrow | 2 | 2 | CY OV AC | 94 |  |
| INC A | Increment A | 1 | 1 |  | 04 |  |
| INC Rn | Increment register | 1 | 1 |  | $08-0 \mathrm{~F}$ |  |
| INC direct | Increment direct byte | 2 | 2 |  | 05 |  |

## EZ-USB Technical Reference Manual

Table B-2 EZ-USB Instruction Set (Continued)

| Mnemonic | Description | Bytes | Cycles | PSW <br> Flags <br> Affected | Opcode (Hex) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| INC @ Ri | Increment data memory | 1 | 1 |  | 06-07 |
| DEC A | Decrement A | 1 | 1 |  | 14 |
| DEC Rn | Decrement Register | 1 | 1 |  | 18-1F |
| DEC direct | Decrement direct byte | 2 | 2 |  | 15 |
| DEC @Ri | Decrement data memory | 1 | 1 |  | 16-17 |
| INC DPTR | Increment data pointer | 1 | 3 |  | A3 |
| MUL AB | Multiply A and B (unsigned; product in $\mathrm{B}: \mathrm{A}$ ) | 1 | 5 | $\mathrm{CY}=0 \mathrm{OV}$ | A4 |
| DIV AB | Divide A by B (unsigned; quotient in A , remainder in B ) | 1 | 5 | $\mathrm{CY}=0 \mathrm{OV}$ | 84 |
| DA A | Decimal adjust A | 1 | 1 | CY | D4 |
| Logical |  |  |  |  |  |
| ANL, Rn | AND register to $A$ | 1 | 1 |  | 58-5F |
| ANL A, direct | AND direct byte to $A$ | 2 | 2 |  | 55 |
| ANL A, @Ri | AND data memory to $A$ | 1 | 1 |  | 56-57 |
| ANL A, \#data | AND immediate to $A$ | 2 | 2 |  | 54 |
| ANL direct, A | AND A to direct byte | 2 | 2 |  | 52 |
| ANL direct, \#data | AND immediate data to direct byte | 3 | 3 |  | 53 |
| ORL A, Rn | OR register to $A$ | 1 | 1 |  | 48-4F |
| ORL A, direct | OR direct byte to $A$ | 2 | 2 |  | 45 |
| ORL A, @Ri | OR data memory to $A$ | 1 | 1 |  | 46-47 |
| ORL A, \#data | OR immediate to $A$ | 2 | 2 |  | 44 |
| ORL direct, A | OR A to direct byte | 2 | 2 |  | 42 |
| ORL direct, \#data | OR immediate data to direct byte | 3 | 3 |  | 43 |
| XRL A, Rn | Exclusive-OR register to A | 1 | 1 |  | 68-6F |
| XRL A, direct | Exclusive-OR direct byte to $A$ | 2 | 2 |  | 65 |
| XRL A, @Ri | Exclusive-OR data memory to $A$ | 1 | 1 |  | 66-67 |
| XRL A, \#data | Exclusive-OR immediate to $A$ | 2 | 2 |  | 64 |
| XRL direct, A | Exclusive-OR A to direct byte | 2 | 2 |  | 62 |
| XRL direct, \#data | Exclusive-OR immediate to direct byte | 3 | 3 |  | 63 |
| CLRA | Clear A | 1 | 1 |  | E4 |
| CPLA | Complement A | 1 | 1 |  | F4 |
| SWAP A | Swap nibbles of a | 1 | 1 |  | C4 |
| RLA | Rotate A left | 1 | 1 |  | 23 |
| RLC A | Rotate A left through carry | 1 | 1 | CY | 33 |
| RR A | Rotate A right | 1 | 1 |  | 03 |
| RRC A | Rotate A right through carry | 1 | 1 | CY | 13 |
| Data Transfer |  |  |  |  |  |
| MOV A, Rn | Move register to A | 1 | 1 |  | E8-EF |

Table B-2 EZ-USB Instruction Set (Continued)

| Mnemonic | Description | Bytes | Cycles |  | Opcode (Hex) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MOV A, direct | Move direct byte to A | 2 | 2 |  | E5 |
| MOV A, @Ri | Move data byte at Ri to A | 1 | 1 |  | E6-E7 |
| MOV A, \#data | Move immediate to $A$ | 2 | 2 |  | 74 |
| MOV Rn, A | Move A to register | 1 | 1 |  | F8-FF |
| MOV Rn, direct | Move direct byte to register | 2 | 2 |  | A8-AF |
| MOV Rn, \#data | Move immediate to register | 2 | 2 |  | 78-7F |
| MOV direct, A | Move A to direct byte | 2 | 2 |  | F5 |
| MOV direct, Rn | Move register to direct byte | 2 | 2 |  | 88-8F |
| MOV direct, direct | Move direct byte to direct byte | 3 | 3 |  | 85 |
| MOV direct, @Ri | Move data byte at Ri to direct byte | 2 | 2 |  | 86-87 |
| MOV direct, \#data | Move immediate to direct byte | 3 | 3 |  | 75 |
| MOV @Ri, A | MOV A to data memory at address Ri | 1 | 1 |  | F6-F7 |
| MOV @Ri, direct | Move direct byte to data memory at address Ri | 2 | 2 |  | A6-A7 |
| MOV @Ri, \#data | Move immediate to data memory at address Ri | 2 | 2 |  | 76-77 |
| MOV DPTR, \#data16 | Move 16-bit immediate to data pointer | 3 | 3 |  | 90 |
| MOVC A, @A+DPTR | Move code byte at address DPTR+A to A | 1 | 3 |  | 93 |
| MOVC A, @A+PC | Move code byte at address PC+A to $A$ | 1 | 3 |  | 83 |
| MOVXA, @Ri | Move external data at address Ri to $A$ | 1 | 2-9* |  | E2-E3 |
| MOVXA, @DPTR | Move external data at address DPTR to A | 1 | 2-9** |  | E0 |
| MOVX @Ri, A | Move A to external data at address Ri | 1 | 2-9* |  | F2-F3 |
| MOVX @DPTR, A | Move A to external data at address DPTR | 1 | 2-9* |  | F0 |
| PUSH direct | Push direct byte onto stack | 2 | 2 |  | C0 |
| POP direct | Pop direct byte from stack | 2 | 2 |  | D0 |
| XCH A, Rn | Exchange $A$ and register | 1 | 1 |  | C8-CF |
| $\mathrm{XCH} \mathrm{A}$, | Exchange $A$ and direct byte | 2 | 2 |  | C5 |
| XCH A, @Ri | Exchange $A$ and data memory at address Ri | 1 | 1 |  | C6-C7 |
| XCHD A, @Ri | Exchange the low-order nibbles of A and data memory at address Ri | 1 | 1 |  | D6-D7 |
| **umber of cycles is user-selectable. See Section B.2.2. "Stretch Memory Cycles (Wait States)". |  |  |  |  |  |
| Boolean |  |  |  |  |  |
| CLR C | Clear carry | 1 | 1 | $\mathrm{CY}=0$ | C3 |
| CLR bit | Clear direct bit | 2 | 2 |  | C2 |
| SETB C | Set carry | 1 | 1 | $\mathrm{CY}=1$ | D3 |
| SETB bit | Set direct bit | 2 | 2 |  | D2 |
| CPL C | Complement carry | 1 | 1 | CY | B3 |

## EZ-USB Technical Reference Manual

Table B-2 EZ-USB Instruction Set (Continued)

| Mnemonic | Description | Bytes | Cycles |  | Opcode (Hex) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CPL bit | Complement direct bit | 2 | 2 |  | B2 |
| ANL C, bit | AND direct bit to carry | 2 | 2 | CY | 82 |
| ANL C, /bit | AND inverse of direct bit to carry | 2 | 2 | CY | B0 |
| ORL C, bit | OR direct bit to carry | 2 | 2 | CY | 72 |
| ORL. C, /bit | OR inverse of direct bit to carry | 2 | 2 | CY | AO |
| MOV C, bit | Move direct bit to carry | 2 | 2 | CY | A2 |
| MOV bit, C | Move carry to direct bit | 2 | 2 |  | 92 |
| Branching |  |  |  |  |  |
| ACALL addr11 | Absolute call to subroutine | 2 | 3 |  | 11-F1 |
| LCALL addr16 | Long call to subroutine | 3 | 4 |  | 12 |
| RET | Return from subroutine | 1 | 4 |  | 22 |
| RETI | Return from interrupt | 1 | 4 |  | 32 |
| AJMP addr11 | Absolute jump unconditional | 2 | 3 |  | 01-E1 |
| LJMP addr16 | Long jump unconditional | 3 | 4 |  | 02 |
| SJMP rel | Short jump (relative address) | 2 | 3 |  | 80 |
| JC rel | Jump if carry = 1 | 2 | 3 |  | 40 |
| JNC rel | Jump if carry $=0$ | 2 | 3 |  | 50 |
| JB bit, rel | Jump if direct bit $=1$ | 3 | 4 |  | 20 |
| JNB bit, rel | Jump if direct bit $=0$ | 3 | 4 |  | 30 |
| JBC bit, rel | Jump if direct bit $=1$, then clear the bit | 3 | 4 |  | 10 |
| JMP @ A+DPTR | Jump indirect to address DPTR+A | 1 | 3 |  | 73 |
| JZ rel | Jump if accumulator $=0$ | 2 | 3 |  | 60 |
| JNZ rel | Jump if accumulator is non-zero | 2 | 3 |  | 70 |
| CJNE A, direct, rel | Compare A to direct byte; jump if not equal | 3 | 4 | CY | B5 |
| CJNE A, \#d, rel | Compare A to immediate; jump if not equal | 3 | 4 | CY | B4 |
| CJNE Rn, \#d, rel | Compare register to immediate; jump if not equal | 3 | 4 | CY | B8-BF |
| CJNE @ Ri, \#d, rel | Compare data memory to immediate; jump if not equal | 3 | 4 | CY | B6-B7 |
| DJNZ Rn, rel | Decrement register, jump if not zero | 2 | 3 |  | D8-DF |
| DJNZ direct, rel | Decrement direct byte; jump if not zero | 3 | 4 |  | D5 |
| Miscellaneous |  |  |  |  |  |
| NOP | No operation | 1 | 1 |  | 00 |

## B. 2 The Microcontroller Software Source Code

Listing B.1: Software in A51 format
\$NOMOD51 ; disable predefined 8051 registers
\$include (ezregs.inc) ; EZ-USB register assignments
\$list
NAME adc

CSEG AT $0 \times 00$
LJMP Start

CSEG AT 0x0B
timer0: LJMP second_data

CSEG AT 0x1B
timerl: LJMP first_data
CSEG AT $0 \times 43$

LJMP USB_Jump_Table

CSEG AT $0 \times 53$
EXT4INT: LJMP Int4Isr ; Data Ready to Read ISR

CSEG AT 0x5B
EXT5INT: LJMP Int5Isr ; A/D End of Conversion ISR

CSEG AT 500 H

USB_Jump_Table:


| db | 0 |
| :--- | :--- |
| ljmp | ISR_Ep4in |
| $d b$ | 0 |
| ljmp | ISR_Ep4out |
| $d b$ | 0 |
| $l j m p$ | ISR_Ep5in |
| $d b$ | 0 |
| $l j m p$ | ISR_Ep5out |
| $d b$ | 0 |
| $l j m p$ | ISR_Ep6in |
| $d b$ | 0 |
| $l j m p$ | ISR_Ep6out |
| $d b$ | 0 |
| $l j m p$ | ISR_Ep7in |
| $d b$ | 0 |
| $l j m p$ | ISR_Ep7out |
| $d b$ | 0 |

CSEG AT $0 \times 200$


```
    mov a, #00000000b
    movx @dptr, a
    mov dptr, #PINSB
    movx a, @dptr
    clr acc.1 ; initialize CE=0
    mov dptr, #OUTB
    @dptr, a
    mov dptr, #PINSB ; initialize multiplexer ch.
    movx a, @dptr ; by clearing MUX
    mov dptr, #OUTB
    movx @dptr, a
    mov dptr, #PINSB ;
    movx a, @dptr
    clr acc.2 ; initialize R/C=0
    mov dptr, #OUTB
    movx @dptr, a
    mov r2, #0
here:
        cjne r2, #64, intret
        mov a, r6
        cpl a ; change buffer to send
    mov r6,a
wait:
    cjne r6, #0, writebuf2
writebuf:
    mov dptr, #IN4CS ; EP4IN Control & Status register
    movx a, @dptr
    jb acc.1, writebuf
    mov r2, #0
    mov dptr, #IN4BC ; load the EP4IN byte count to re-arm IN transfer
    mov a, #64 ; 64 byte payload
    movx @dptr, a
    jmp here
writebuf2:
    mov dptr, #IN2CS ; EP2IN Control & Status register
    movx a, @dptr
    jb acc.1, writebuf2
    mov r2, #0
    mov dptr, #IN2BC ; load the EP2IN byte count to re-arm IN transfer
    mov a, #64 ; 64 byte payload
    movx @dptr, a
intret:
    jmp here
;=================ISR for starting first channel conversion =========
first_data:
    push dps
    push dpl
    push dpl1
    push dph1
    push acc
    mov dptr, #PINSB
```

```
movx a, @dptr
setb acc.1 ; CE=1
mov dptr, #OUTB
movx @dptr, a
call delay
mov dptr, #PINSB
movx a, @dptr
clr acc.1 ;CE=0
mov dptr, #OUTB
movx @dptr, a
call delay
SETB EIE.2 ;ENABLE INT4 INTERRUPT
    mov dptr, #PINSB ; check which mux channel will be converted
    movx a, @dptr
    jnb acc.0, timerload ; by checking PBo
    MOV TH0,#11110100b ; reset timer0 to convert second channel
    MOV TLO,#00000000b
    SETB TRO
    CLR TFO
    timerload:
    MOV TH1,r1 ; reset timer1 to convert first channel
    MOV TL1,#00000011b
    SETB TR1
    CLR TF1
    pop acc
    pop dph1
    pop dpl1
    pop dpl
    pop dps
    RETI
    i==================ISR for starting second channel conversion =========
    second_data:
    push dps
    push dpl
    push dpl1
    push dph1
    push acc
    mov dptr, #PINSB
    movx a, @dptr
    setb acc.1 ; CE=1
    mov dptr, #OUTB
    movx @dptr, a
    call delay
    mov dptr, #PINSB
    movx a, @dptr
    clr acc.1 ;CE=0
    mov dptr, #OUTB
    movx @dptr, a
    CALL delay 
    pop acc
```

pop dph1
pop dplı
pop dpl
pop dps

RETI
; ======
Int5 5 Isr
push dps
push dpl
push dpl1
push dph1
push acc
mov dptr, \#PINSB ; enable $R / C$ to read converted data
movx a, @dptr
setb acc.2
mov dptr, \#OUTB
call delay
mov dptr, \#PINSB
movx @dptr, a enable output buffers of $A / D$
setb acc.1 ; CE=1
mov dptr, \#OUTB
movx @dptr, a
call delay
mov dptr, \#PINSB
movx @dptr, a ; initialize P/S - S/P registers
clr acc.1 ; CE=0
mov dptr, \#OUTB
movx @dptr, a
call delay
call delay
mov dptr, \#PINSB
movx @dptr, a ; initialize P/S - S/P registers
setb acc.1 ; $\mathrm{CE}=1$
mov dptr, \#OUTB
movx @dptr, a
mov a, EXIF ; clear USB IRQ (INT5)
clr acc. 7
mov EXIF, a
pop acc
pop dph1
pop dplı
pop dpl
pop dps
RETI
;========== ISR for reading a byte =============================
Int4Isr:
push dps
push dpl
push dpl1
push dph1
push acc
inc dptr
djnz r3, loopb
ISR_Sudav:
ISR_Sof:ISR_Sutok:RETIRETI

```
    ISR_Susp:
4 7 1
6
ISR_Susp:
```

```
ISR_Ep4out: ; ISR for changing sampling rate
            push dps
            push dpl
            push dpl1
            push dph1
            push acc
            mov dptr,#OUT4BUF ; write sampling rate info to system timer
            movx a,@dptr
            mov r1,a
            mov a, EXIF ; clear USB IRQ (INT2)
            clr acc.4
            mov EXIF, a
                    mov dptr, #OUT07IRQ ; clear IRQ flag
                    mov a,#00010000b
                            movx @dptr, a
                            mov dptr, #OUT4BC ; load the EP6OUT byte count to re-arm OUT transfer
            mov a, #64 ; any byte payload
            movx @dptr, a
            pop acc
            pop dph1
            pop dpl1
            pop dpl
            pop dps
            RETI
    ISR_Ep5in:
                RETI
ISR_Ep5out:
                                    RETI
ISR_Ep6in:
                    RETI
ISR_Ep6out:
                                    push dps
                                    push dpl
                                    push dpl1
                                    push dph1
                                    push acc
                                    mov
                                    dptr,#OUT6BUF
```

```
movx a,@dptr
cjne a, #16, another
SETB IE.3 ;ENABLE TIMER1 INTERRUPT
SETb IE.1 ;ENABLE TIMERO INTERRUPT
SETB EIE. }3\mathrm{ ; ENABLE INT5 INTERRUPT
MOV TMOD,#00000000b
MOV TH1,#00000000b
MOV TL1,#00000000b
SETB TR1 ; timer
CLR TF1 ; enable
another:
mov a, EXIF ; clear USB IRQ (INT2)
clr acc. 4
mov EXIF, a
mov dptr, #OUT07IRQ
mov a,#01000000b
movx @dptr, a
mov dptr, #OUT6BC ; load the EP6OUT byte count to re-arm OUT transfer
mov a, #64 ; 64 byte payload
movx @dptr, a
pop acc
pop dph1
pop dpll
pop dpl
pop dps
RETI
ISR_Ep7in:
RETI
571 ISR_Ep7out:
RETI
END
```


## B. 3 The User Application Software Source Code

## Listing B.2: Software in Microsoft Visual C/C++ format

1 \#include <windows.h>
\#include <math.h>
\#include <malloc.h>
\#include <assert.h>
\#include <process.h>
6 \#include <Mmsystem.h> \#include <stdio.h> \#include <stdlib.h $>$ \#include <iostream.h> \#include "main.h"

```
/* file menu handle */
* draw menu handle */
/* menu bar handle */
/* sampling menu handle */
/* voltage scale menu handle */
/* voltage scale menu handle */
/* voltage scale menu handle */
    /* item info */
```

MSG msg;
WNDCLASS wndclass;
HANDLE hDevice;
HANDLE hRead;
FILE* output1;
FILE* output2;
// Ez-USB configuration variables
char pcDriverName[]="Ezusb-0";
const int Interface=0;
const int AltSetting=1;
const int PipeNumberl=1;
const int PipeNumber2=3;
const int PipeOut=6;
const int SamplingPipe=4;
const int PackCount=1;
const int PackSize=64;
const int BufCount=1;
const int FramesPerBuf=1;
// axis locations on the screen
int axisx1=512;
int axisy1=168;
int axisx $2=512$;
int axisy2=552;

| LARGE_INTEGER llnHPTimerFreq; $/ /$ High Performance Timer: Frequency |  |
| :--- | ---: |
| LARGE_INTEGER llnHPT1; | // High Performance Timer: Time 1 |
| LARGE_INTEGER llnHPT2; | // High Performance Timer: Time 2 |
| LARGE_INTEGER llnT_uSec; | $/ /$ Time in microseconds |

long double datareceived;

BOOL StopRead=TRUE; // flag shows reading operation

BOOL Rec=FALSE; // flag shows on-line recording operation
BOOL PipeSelect=TRUE;
BYTE* isobuf=NULL; // temporary buffer holding received 64-byte packet PULONG isobuf2=NULL;

USHORT buffer[1024]; // buffer holds CH1 data to be drawn on the screen USHORT buffer2[1024]; // buffer holds CH2 data to be drawn on the screen char* recbufferl; // temporary buffer used while recording CH1 char* recbuffer2; // temporary buffer used while recording CH2 int reccount=0; // used in recording operation

## // firmware data in Intel hex format

INTEL_HEX_RECORD anchor[] = \{
1,0x7F92,0, $00 \times 01\}$,
$3,0 x 0,0,\{0 \times 02,0 \times 02,0 x 00\}$,
$3,0 x b, 0,\{0 x 02,0 \times 02,0 x e 1\}$,
$3,0 x 1 b, 0,\{0 x 02,0 x 02,0 x 98\}$
$3,0 \times 43,0,\{0 \times 02,0 \times 05,0 \times 00\}$,
$3,0 \times 53,0,\{0 \times 02,0 \times 03,0 \times 5 a\}$
$3,0 x 5 b, 0,\{0 \times 02,0 \times 03,0 x 10\}$
$16,0 \times 500,0,\{0 \times 02,0 x 03,0 \times f 7,0 \times 00,0 \times 02,0 \times 03,0 \times f 8,0 \times 00,0 \times 02,0 \times 03,0 \times f 9,0 \times 00,0 \times 02,0 \times 03,0 x f a, 0 \times 00\}$, $16,0 x 510,0,\{0 x 02,0 x 03,0 x f b, 0 x 00,0 x 02,0 x 03,0 x f c, 0 x 00,0 x 02,0 x 03,0 x f d, 0 x 00,0 x 02,0 x 03,0 x f e, 0 x 00\}$, $16,0 \times 520,0,\{0 \times 02,0 x 03,0 x f f, 0 \times 00,0 x 02,0 \times 04,0 \times 00,0 \times 00,0 \times 02,0 x 04,0 \times 01,0 \times 00,0 x 02,0 x 04,0 \times 02,0 x 00\}$, $16,0 \times 530,0,\{0 \times 02,0 \times 04,0 \times 03,0 \times 00,0 \times 02,0 \times 04,0 \times 04,0 \times 00,0 \times 02,0 \times 04,0 \times 05,0 \times 00,0 \times 02,0 \times 04,0 \times 06,0 \times 00\}$, $16,0 x 540,0,\{0 x 02,0 x 04,0 x 32,0 x 00,0 x 02,0 x 04,0 x 33,0 x 00,0 x 02,0 x 04,0 x 34,0 x 00,0 x 02,0 x 04,0 x 35,0 x 00\}$, $8,0 \times 550,0,\{0 \times 02,0 \times 04,0 \times 76,0 \times 00,0 \times 02,0 \times 04,0 \times 77,0 \times 00\}$,
$16,0 \times 200,0,\{0 \times 79,0 \times c 3,0 \times 7 a, 0 \times 00,0 \times 7 b, 0 \times 00,0 \times 7 c, 0 \times 00,0 \times 7 d, 0 \times 00,0 \times 7 e, 0 \times 00,0 \times 90,0 \times 7 f, 0 \times a f, 0 x e 0\}$, $16,0 x 210,0,\{0 x d 2,0 x e 0,0 x f 0,0 x 90,0 x 7 f, 0 x a d, 0 x 74,0 x 50,0 x f 0,0 x d 2,0 x e 8,0 x d 2,0 x a f, 0 x 90,0 x 7 f, 0 x d 1\}$, $16,0 \times 220,0,\{0 \times 74,0 \times 40,0 x f 0,0 x 90,0 x 7 f, 0 x c d, 0 \times 74,0 \times 40,0 x f 0,0 \times 90,0 x 7 f, 0 \times 94,0 \times 74,0 \times 30,0 x f 0,0 x 90\}$, $16,0 \times 230,0,\{0 x 7 f, 0 \times 95,0 x 74,0 x 00,0 x f 0,0 x 90,0 x 7 f, 0 \times 93,0 x 74,0 x 00,0 x f 0,0 x 90,0 x 7 f, 0 x 9 d, 0 x 74,0 x c f\}$, $16,0 \times 240,0,\{0 x f 0,0 x 90,0 x 7 f, 0 x 9 c, 0 x 74,0 x 00,0 x f 0,0 x 90,0 x 7 f, 0 \times 9 e, 0 x 74,0 \times 00,0 x f 0,0 x 90,0 x 7 f, 0 x 9 a\}$, $16,0 \times 250,0,\{0 x e 0,0 x c 2,0 x e 1,0 x 90,0 x 7 f, 0 x 97,0 x f 0,0 x 90,0 x 7 f, 0 x 9 a, 0 x e 0,0 x c 2,0 x e 0,0 x 90,0 x 7 f, 0 x 97\}$, $16,0 x 260,0,\{0 x f 0,0 x 90,0 x 7 f, 0 x 9 a, 0 x e 0,0 x c 2,0 x e 2,0 x 90,0 x 7 f, 0 x 97,0 x f 0,0 x 7 a, 0 x 00,0 x b a, 0 x 40,0 x 26\}$, $16,0 \times 270,0,\{0 x e e, 0 x f 4,0 x f e, 0 x b e, 0 x 00,0 x 11,0 x 90,0 x 7 f, 0 x b c, 0 x e 0,0 x 20,0 x e 1,0 x f 9,0 x 7 a, 0 x 00,0 x 90\}$, $16,0 \times 280,0,\{0 x 7 f, 0 x b d, 0 x 74,0 x 40,0 x f 0,0 x 80,0 x e 6,0 x 90,0 x 7 f, 0 x b 8,0 x e 0,0 x 20,0 x e 1,0 x f 9,0 x 7 a, 0 x 00\}$, $16,0 x 290,0,\{0 x 90,0 x 7 f, 0 x b 9,0 x 74,0 x 40,0 x f 0,0 x 80,0 x d 5,0 x c 0,0 x 86,0 x c 0,0 x 82,0 x c 0,0 x 84,0 x c 0,0 x 85\}$, $16,0 x 2 a 0,0,\{0 x c 0,0 x e 0,0 x 90,0 x 7 f, 0 x 9 a, 0 x e 0,0 x d 2,0 x e 1,0 x 90,0 x 7 f, 0 x 97,0 x f 0,0 x 71,0 x d 6,0 x 90,0 x 7 f\}$, $16,0 x 2 b 0,0,\{0 x 9 a, 0 x e 0,0 x c 2,0 x e 1,0 x 90,0 x 7 f, 0 x 97,0 x f 0,0 x 71,0 x d 6,0 x d 2,0 x e a, 0 x 90,0 x 7 f, 0 x 9 a, 0 x e 0\}$, $16,0 \times 2 \mathrm{c} 0,0,\{0 \times 30,0 x e 0,0 x 0 a, 0 x 75,0 x 8 c, 0 x f 4,0 x 75,0 x 8 a, 0 x 00,0 x d 2,0 x 8 c, 0 x c 2,0 x 8 d, 0 x 89,0 x 8 d, 0 x 75\}$, $16,0 \times 2 \mathrm{do}, 0,\{0 \mathrm{x} 8 \mathrm{~b}, 0 \mathrm{x} 03,0 \mathrm{xd} 2,0 \mathrm{x} 8 \mathrm{e}, 0 \mathrm{xc} 2,0 \mathrm{x} 8 \mathrm{f}, 0 \mathrm{xd0}, 0 \mathrm{xe} 0,0 \mathrm{xd0}, 0 \mathrm{x} 85,0 \mathrm{xd} 0,0 \mathrm{x} 84,0 \mathrm{xd0}, 0 \mathrm{x} 82,0 \mathrm{xd0}, 0 \mathrm{x} 86\}$, $16,0 x 2 e 0,0,\{0 x 32,0 x c 0,0 x 86,0 x c 0,0 x 82,0 x c 0,0 x 84,0 x c 0,0 x 85,0 x c 0,0 x e 0,0 x 90,0 x 7 f, 0 x 9 a, 0 x e 0,0 x d 2\}$, $16,0 x 2 f 0,0,\{0 x e 1,0 x 90,0 x 7 f, 0 x 97,0 x f 0,0 x 71,0 x d 6,0 x 90,0 x 7 f, 0 x 9 a, 0 x e 0,0 x c 2,0 x e 1,0 x 90,0 x 7 f, 0 x 97\}$, $16,0 x 300,0,\{0 x f 0,0 x 71,0 x d 6,0 x d 2,0 x e a, 0 x d 0,0 x e 0,0 x d 0,0 x 85,0 x d 0,0 x 84,0 x d 0,0 x 82,0 x d 0,0 x 86,0 x 32\}$, $16,0 x 310,0,\{0 x c 0,0 x 86,0 x c 0,0 x 82,0 x c 0,0 x 84,0 x c 0,0 x 85,0 x c 0,0 x e 0,0 x 90,0 x 7 f, 0 x 9 a, 0 x e 0,0 x d 2,0 x e 2\}$, $16,0 \times 320,0,\{0 \times 90,0 x 7 f, 0 \times 97,0 x 71,0 x d 6,0 \times 90,0 x 7 f, 0 x 9 a, 0 x f 0,0 x d 2,0 x e 1,0 \times 90,0 x 7 f, 0 x 97,0 x f 0,0 x 71\}$, $16,0 x 330,0,\{0 x d 6,0 x 90,0 x 7 f, 0 x 9 a, 0 x f 0,0 x c 2,0 x e 1,0 x 90,0 x 7 f, 0 x 97,0 x f 0,0 x 71,0 x d 6,0 x 71,0 x d 6,0 x 90\}$, $16,0 \times 340,0,\{0 x 7 f, 0 x 9 a, 0 x f 0,0 x d 2,0 x e 1,0 x 90,0 x 7 f, 0 x 97,0 x f 0,0 x e 5,0 x 91,0 x c 2,0 x e 7,0 x f 5,0 x 91,0 x d 0\}$, $16,0 \times 350,0,\{0 x e 0,0 x d 0,0 x 85,0 x d 0,0 \times 84,0 x d 0,0 \times 82,0 \times d 0,0 \times 86,0 \times 32,0 x c 0,0 \times 86,0 \times c 0,0 \times 82,0 x c 0,0 \times 84\}$, $8,0 \times 360,0,\{0 x c 0,0 x 85,0 x c 0,0 x e 0,0 x 90,0 x 7 f, 0 x 9 a, 0 x e 0\}$,
$16,0 \times 368,0,\{0 \times b 2,0 x e 0,0 \times 90,0 x 7 f, 0 \times 97,0 \times f 0,0 x 90,0 \times 7 f, 0 \times 99,0 x e 0,0 x f c, 0 \times 90,0 x 7 f, 0 \times 9 b, 0 x e 0,0 x f d\}$, $16,0 \times 378,0,\{0 x 90,0 x 7 f, 0 x 9 a, 0 x e 0,0 x c 2,0 x e 1,0 x 90,0 x 7 f, 0 x 97,0 x f 0,0 x 71,0 x d 6,0 x 71,0 x d 6,0 x 90,0 x 7 f\}$, $16,0 \times 388,0,\{0 x 9 a, 0 x e 0,0 x c 2,0 x e 2,0 x 90,0 x 7 f, 0 x 97,0 x f 0,0 x b e, 0 x 00,0 x 19,0 x 90,0 \times 7 f, 0 x b 8,0 x e 0,0 x 20\}$, $16,0 \times 398,0,\{0 x e 1,0 x f 9,0 x e a, 0 x f b, 0 x 0 b, 0 x 90,0 x 7 d, 0 x f f, 0 x a 3,0 x d b, 0 x f d, 0 x e c, 0 x f 0,0 x a 3,0 x e d, 0 x f 0\}$, $16,0 x 3 a 8,0,\{0 x 0 a, 0 x 0 a, 0 x 80,0 x 17,0 x 90,0 x 7 f, 0 x b c, 0 x e 0,0 x 20,0 x e 1,0 x f 9,0 x e a, 0 x f b, 0 x 0 b, 0 x 90,0 x 7 c\}$, $16,0 x 3 b 8,0,\{0 x f f, 0 x a 3,0 x d b, 0 x f d, 0 x e c, 0 x f 0,0 x a 3,0 x e d, 0 x f 0,0 x 0 a, 0 x 0 a, 0 x e 5,0 x 91,0 x c 2,0 x e 6,0 x f 5\}$, $16,0 \times 3 \mathrm{c} 8,0,\{0 \times 91,0 \times c 2,0 x e a, 0 x d 0,0 x e 0,0 x d 0,0 \times 85,0 \times d 0,0 \times 84,0 x d 0,0 \times 82,0 x d 0,0 \times 86,0 \times 32,0 \times 00,0 \times 00\}$, $16,0 x 3 d 8,0,\{0 x 00,0 x 00,0 x 00,0 x 00,0 x 00,0 x 00,0 x 00,0 x 00,0 x 00,0 x 00,0 x 00,0 x 00,0 x 00,0 x 00,0 x 00,0 x 00\}$, $16,0 \times 3 \mathrm{e} 8,0,\{0 \times 00,0 \times 00,0 \times 00,0 \times 00,0 \times 00,0 \times 00,0 \times 00,0 \times 00,0 \times 00,0 \times 00,0 \times 00,0 \times 00,0 \times 00,0 \times 00,0 \times 22,0 \times 32\}$, $16,0 \times 3 £ 8,0,\{0 \times 32,0 \times 32,0 \times 32,0 \times 32,0 \times 32,0 \times 32,0 \times 32,0 \times 32,0 \times 32,0 \times 32,0 \times 32,0 \times 32,0 \times 32,0 \times 32,0 \times c 0,0 \times 86\}$, $16,0 \times 408,0,\{0 x c 0,0 x 82,0 x c 0,0 x 84,0 x c 0,0 x 85,0 x c 0,0 x e 0,0 x 90,0 x 7 c, 0 x c 0,0 x e 0,0 x f 9,0 x e 5,0 x 91,0 x c 2\}$, $16,0 \times 418,0,\{0 \times \mathrm{xe} 4,0 \mathrm{xf} 5,0 \mathrm{x} 91,0 \mathrm{x} 90,0 \mathrm{x} 7 \mathrm{f}, 0 \mathrm{xaa}, 0 \mathrm{x} 74,0 \mathrm{x} 10,0 \mathrm{xf} 0,0 \mathrm{x} 90,0 \mathrm{x} 7 \mathrm{f}, 0 \mathrm{xcd}, 0 \times 74,0 \mathrm{x} 40,0 \mathrm{xf} 0,0 \mathrm{xd} 0\}$,
$16,0 \times 428,0,\{0 \mathrm{xe} 0,0 \mathrm{xd0}, 0 \times 85,0 \times d 0,0 \times 84,0 \mathrm{xd0}, 0 \mathrm{x} 82,0 \mathrm{xd0}, 0 \times 86,0 \times 32,0 \times 32,0 \times 32,0 \times 32,0 \mathrm{xc} 0,0 \times 86,0 \mathrm{xc} 0\}$, $16,0 \times 438,0,\{0 \times 82,0 x c 0,0 x 84,0 x c 0,0 x 85,0 x c 0,0 x e 0,0 x 90,0 x 7 b, 0 x c 0,0 x e 0,0 x b 4,0 x 10,0 x 13,0 x d 2,0 x a b\}$, $16,0 x 448,0,\{0 x d 2,0 x a 9,0 x d 2,0 x e b, 0 x 75,0 x 89,0 x 00,0 x 75,0 x 8 d, 0 x 00,0 x 75,0 x 8 b, 0 x 00,0 x d 2,0 x 8 e, 0 x c 2\}$, $16,0 \times 458,0,\{0 x 8 f, 0 x e 5,0 x 91,0 x c 2,0 x e 4,0 x f 5,0 x 91,0 x 90,0 x 7 f, 0 x a a, 0 x 74,0 \times 40,0 x f 0,0 x 90,0 x 7 f, 0 x d 1\}$, $16,0 \times 468,0,\{0 \times 74,0 \times 40,0 x f 0,0 x d 0,0 x e 0,0 x d 0,0 \times 85,0 x d 0,0 x 84,0 x d 0,0 x 82,0 x d 0,0 \times 86,0 \times 32,0 \times 32,0 x 32\}$, 1,0x7F92,0,\{0x0\}\};
int next= 0 ;
int samplesdisplayed=2; // variable for drawing data on screen at diff. freq.
double voltagescalel=1; // variable for adjusting full-scale voltage of CH1 double voltagescale2=1; // variable for adjusting full-scale voltage of CH2
// Function prototypes:
int $\mathrm{f}($ int x$)$; // calculates the corresponding point on screen for CH1 data
 int WindowCreate(void); // creates main window
void menubar (HWND hWnd); // creates menu of the window int WaitMessages(void); // waits for messages sent to window void anchordownload(void); // downloads firmware into Ez-USB RAM void BeginReadProc(void); // initialize USB connection and allocate buffers void WriteOutProc (BYTE command); // sends commands to Ez-USB void ChangeSamplingRate (BYTE rate); // sends the new sampling rate info to Ez-USB ULONG _-stdcall READ_ISO_BUFFER (LPVOID lpParameter); // reads data from device
void EndReadProc (void); // clears pipes and buffers
BOOLEAN bOpenDriver (HANDLE * phDeviceHandle, PCHAR devname); // Opens Ez-USB driver

LRESULT CALLBACK WndProc (HWND hWnd, UINT message, WPARAM wParam, LPARAM IParam);
// Main function of this Win32 app
INT WINAPI WinMain(HINSTANCE hInstance, HINSTANCE hPrevInstance, LPSTR lpCmdLine, INT iCmdShow) \{

WindowCreate();
menubar (hWnd);
WaitMessages();
return 0 ;
\}
// create and customize window
int WindowCreate (void)
\{
wndclass.style $=$ CS_HREDRAW | CS_VREDRAW
wndclass.lpfnWndProc $=$ WndProc;
wndclass.cbClsExtra $=0$;
wndclass.cbWndExtra $=0$;
wndclass.hInstance = hInstance;
wndclass.hIcon $=$ LoadIcon(NULL, IDI_APPLICATION);
wndclass.hCursor = LoadCursor (NULL, IDC_ARROW);
wndclass.hbrBackground $=$ (HBRUSH) GetStockObject(WHITE_BRUSH) wndclass.lpszMenuName= NULL; wndclass.lpszClassName = szAppName;
if (! RegisterClass(\&wndclass))
\{
MessageBox (NULL, "Could not create window.", "Error", 0);
return 0;
\}
hWnd = CreateWindow(szAppName, szWndName, WS_OVERLAPPEDWINDOW,
CW_USEDEFAULT, CW_USEDEFAULT, 580, 400, NULL, NULL, hInstance, NULL);
for (int $i=0 ; i<1024 ; i++$ \{

```
buffer2[i]=32768;
buffer2[i]=32768;
```

    \}
    ShowWindow(hWnd, SW_SHOWMAXIMIZED) ;
    UpdateWindow (hWnd);
    return 0;
    \}
// create and customize menu bar
void menubar (HWND hWnd)
\}
ShowWindow(hWnd, SW_SHOWMAXIMIZED);
UpdateWindow (hWnd);
return 0;
\}
// create and customize menu bar
void menubar (HWND hWnd)
\{
/* create the menus */
hMenu $=$ CreateMenu();
hFileMenu = CreateMenu();
hoptionsMenu = CreateMenu(); hSamplingRate $=$ CreateMenu(); hVoltageScale = CreateMenu(); hVoltageScale1 = CreateMenu(); hVoltageScale2 = CreateMenu();
/* fill up the file menu */
item.cbSize $=$ sizeof(MENUITEMINFO);
item.fMask = MIIM_ID | MIIM_TYPE | MIIM_SUBMENU | MIIM_CHECKMARKS | MIIM_STATE;
item.fType $\quad=$ MFT_STRING;
item.hSubMenu = NULL;
item.wID $=$ ' $\mathrm{d}^{\prime}$;
item.dwTypeData $=$ "D\&ownload Firmware"
item.cch = strlen("D\&ownload Firmware")
InsertMenuItem(hFileMenu, 0, FALSE, \&item);
item.wID $=$ ' $\mathrm{x}^{\prime}$;
item.dwTypeData = "E\&xit";
item.cch $=$ strlen("E\&xit");
InsertMenuItem(hFileMenu, 0, FALSE, \&item);
/* now do the sampling rate menu */
item.wID = '1';
item.dwTypeData $=$ "f=250 Hz";
item.cch = strlen("f=250 Hz")
InsertMenuItem(hSamplingRate, 0, FALSE, \&item);
tem.wID = '2';
item.dwTypeData $=$ "f=500 Hz";
item.cch = strlen("f=500 Hz");
InsertMenuItem(hSamplingRate, 1, FALSE, \&item);
item.wID = '3';
item.dwTypeData $=$ "f=1 Khz";
item.cch $\quad=$ strlen("f=1 KHz");
InsertMenuItem(hSamplingRate, 2, FALSE, \&item);
item.wID = '4';
item.dwTypeData $=$ "f=2 Khz"
item.cch = strlen("f=2 KHz");
InsertMenuItem(hSamplingRate, 3, FALSE, \&item);
/* now do the CH1 voltage scale menu */
item.wID = '5';
item.dwTypeData $=$ " -5 V to 5 V ";
item.cch $\quad=$ strlen(" -5 V to $5 \mathrm{~V} ")$;
InsertMenuItem(hVoltageScale1, 0, FALSE, \&item);
item.wID $={ }^{\prime} 6^{\prime}$;

```
tem.dwTypeData = "-2V to 2V"
item.cch = strlen("-2V to 2V");
InsertMenuItem(hVoltageScale1, 1, FALSE, &item);
item.wID = '7';
item.dwTypeData = "-1V to 1V"
item.cch = strlen("-1V to 1V");
InsertMenuItem(hVoltageScale1, 2, FALSE, &item);
    item.wID = '8';
item.dwTypeData = "-500mV to 500mV"
item.cch = strlen("-500mV to 500mV");
InsertMenuItem(hVoltageScale1, 3, FALSE, &item);
    item.wID = '9';
item.dwTypeData = "-100mV to 100mV";
item.cch = strlen("-100mV to 100mV");
InsertMenuItem(hVoltageScale1, 4, FALSE, &item);
    /* now do the CH2 voltage scale menu */
    item.wID = '10';
item.dwTypeData = "-5V to 5V"
tem.cch = strlen("-5V to 5V");
InsertMenuItem(hVoltageScale2, 0, FALSE, &item);
    item.wID = '11';
item.dwTypeData = "-2V to 2V"
item.cch = strlen("-2V to 2V")
InsertMenuItem(hVoltageScale2, 1, FALSE, &item);
tem.wID = '12'
tem.dwTypeData = "-1V to 1V"
tem.cch = strlen("-1v to 1v");
InsertMenuItem(hVoltageScale2, 2, FALSE, &item);
    item.wID = '13';
item.dwTypeData = "-500mV to 500mV" ;
item.cch = strlen("-500mV to 500mV");
InsertMenuItem(hVoltageScale2, 3, FALSE, &item);
    tem.wID
    = '14';
item.dwTypeData = "-100mV to 100mV";
item.cch = strlen("-100mV to 100mV");
InsertMenuItem(hVoltageScale2, 4, FALSE, &item);
/* now do the options menu */
    item.wID = 'r';
item.dwTypeData = "Start/Stop &Reading";
item.cch = strlen("Start/Stop &Reading")
InsertMenuItem(hOptionsMenu, 0, FALSE, &item);
    item.wID = 's';
item.dwTypeData = "Start/Stop R&ecording";
tem.cch = strlen("Start/Stop R&ecording")
InsertMenuItem(hoptionsMenu, 1, FALSE, &item);
    item.wID = 'c';
item.dwTypeData = "&Change Sampling Rate";
tem.cch = strlen("&Change Sampling Rate")
tem.hSubMenu = hSamplingRate;
InsertMenuItem(hoptionsMenu, 2, FALSE, &item);
    item.wID = '15';
item.dwTypeData = "&CH1";
item.cch = strlen("&CH1");
item.hSubMenu = hVoltageScalel;
```

InsertMenuItem(hVoltageScale, 0, FALSE, \&item);

```
item.wID = '16'.
    item.dwTypeData = "&CH2";
    item.cch = strlen("&CH2");
    item.hSubMenu = hVoltageScale2;
    InsertMenuItem(hVoltageScale, 1, FALSE, &item);
        item.wID = 'b';
    item.dwTypeData = "&Change Full-Scale Voltage Range";
    item.cch = strlen("&Change Full-Scale Voltage Range");
    item.hSubMenu = hVoltageScale;
    InsertMenuItem(hoptionsMenu, 3, FALSE, &item);
    /* now do the main menu */
    item.wID = 0;
    item.dwTypeData = "&File";
    item.cch = strlen("&File");
    item.hSubMenu = hFileMenu;
    InsertMenuItem(hMenu, 0, FALSE, &item);
    item.wID
    = 0;
    item.dwTypeData = "&Options";
    item.cch = strlen("&Options");
    item.hSubMenu = hoptionsMenu;
    InsertMenuItem(hMenu, 1, FALSE, &item);
    /* attach the menu to the window */
    SetMenu(hWnd, hMenu);
    /* use the draw menu as a popup menu */
    hPopup = hoptionsMenu;
```

    CheckMenuItem(hSamplingRate,2,MF_BYPOSITION | MF_CHECKED);
    CheckMenuItem(hVoltageScale1,0,MF_BYPOSITION | MF_CHECKED);
    CheckMenuItem(hVoltageScale2,0,MF_BYPOSITION | MF_CHECKED);
    DrawMenuBar (hWnd);
    \}
    // this function downloads anchor to Ez-USB RAM
void anchordownload(void)
\{
DWORD nBytesanc;
char tempout [500];
// Open Driver To Download Firmware
if (!bOpenDriver (\&hDevice, pcDriverName))
\{
MessageBox(hWnd, "Data Analysis - Failed to Open Driver. Cannot download firmware", NULL,NULL);
hDevice $=$ NULL;
return;
\}
int i;
for ( $i=0$; $i<54$; $i++$ )
\{
ANCHOR_DOWNLOAD_CONTROL anchorload;
anchorload.Offset=anchor[i].Address;
BOOLEAN bResult=DeviceIoControl (hDevice,
IOCTL_EZUSB_ANCHOR_DOWNLOAD,
\&anchorload,
sizeof (ANCHOR_DOWNLOAD_CONTROL),
anchor[i]. Data,
anchor[i]. Length,
\&nBytesanc,
NULL) ;
if (bResult!= TRUE)
\{
MessageBox (hWnd,"Data Analysis - Failed to Download Firmware. Cannot write", NULL,NULL);
hDevice $=$ NULL;
return;
\}
\}
sprintf(tempout, "Downloaded firmware into Ez-USB RAM");
SetWindowText (hWnd, tempout) ;
hDevice=NULL;
return;
\}
// this function waits for messages sent to window
int WaitMessages (void)
\{
while (GetMessage(\&msg, NULL, 0, 0))
\{
TranslateMessage (\&msg);
DispatchMessage (\&msg);
\}
return (int) msg.wParam;
\}
void CALLBACK TimeProc (UINT uID, UINT uMsg, DWORD dwUser, DWORD dw1, DWORD dw2)
\{
return;
\}
// This function processes the various messages for the window.
LRESULT CALLBACK WndProc (HWND hWnd, UINT message, WPARAM wParam, LPARAM lParam)
\{
BYTE command=16;
POINT point;
HDC hDC;
PAINTSTRUCT ps;
HPEN hOldPen, hNewPen;
int x ;
int $y$;
switch (message)
\{
case WM_CREATE:
return 0;
case WM_PAINT:
hDC = BeginPaint (hWnd, \&ps);
hNewPen $=$ CreatePen (PS_SOLID, 1, $\operatorname{RGB}(0,180,180)$ ); // aqua color (mixes green and blue)
holdPen $=$ (HPEN) SelectObject (hDC, hNewPen);
// Print a message:
TextOut(hDC, axisx1-30, axisy1-25-128, "ECG Signal", 10);
TextOut(hDC, axisx2-45, axisy2-25-128, "Respiratory Signal", 18)
// Draw the axes:
MoveToEx (hDC, 0, axisy1, NULL);
LineTo(hDC,1024, axisy1);
MoveToEx(hDC, axisx1, axisy1-128, NULL)
LineTo (hDC, axisx1, axisy1+128);

MoveToEx (hDC, 0, axisy2, NULL);
LineTo(hDC,1024, axisy2);
MoveToEx (hDC, axisx2, axisy2-128, NULL) ; LineTo(hDC, axisx2, axisy2+128);

```
// Draw the grid:
for ( }\textrm{x}=0\mathrm{ ; x<1024; x+=8)
{
for ( }\textrm{y}=\mp@code{axisy1-128; y<=axisy1+128; y+=8)
for ( }\textrm{y}=\mathrm{ axisy2-128; y<=axisy2+128; y+=8)
                                    SetPixel(hDC,x,y, RGB(0, 180, 180));
    }
    // Draw the graph of data on channels:
    hNewPen = CreatePen(PS_SOLID, 1, RGB(0, 0, 255)); //blue color
    hOldPen = (HPEN) SelectObject(hDC, hNewPen);
    MoveToEx(hDC, 0, axisy1 - f(0),NULL);
    for (x = 1; x < 1024; x++)
    {
        LineTo(hDC, x, axisy1 - f(x));
        MoveToEx(hDC, x, axisy1 - f(x), NULL);
    }
    MoveToEx(hDC, 0, axisy2 - g(0),NULL);
    for (x = 1; x <1024; x++)
    {
        LineTo(hDC, x, axisy2 - g(x));
        MoveToEx(hDC, x, axisy2 - g(x), NULL);
    }
    EndPaint(hWnd, &ps);
    return 0;
case WM_DESTROY:
    PostQuitMessage(0);
    return 0;
```

    case WM_COMMAND:
        switch (LOWORD (wParam))
        \{
            case '1': // sampling rate \(\mathrm{f}=250 \mathrm{~Hz}\)
                                    command=7;
                                    samplesdisplayed=8;
                                    ChangeSamplingRate (command);
                                    BeginReadProc();
                                    CheckMenuItem(hSamplingRate, 0, MF_BYPOSITION | MF_CHECKED);
                                    CheckMenuItem(hSamplingRate,1,MF_BYPOSITION | MF_UNCHECKED);
                                    CheckMenuItem(hSamplingRate,2,MF_BYPOSITION | MF_UNCHECKED);
                                    CheckMenuItem(hSamplingRate,3,MF_BYPOSITION | MF_UNCHECKED);
                                    DrawMenuBar(hWnd);
                                    SetWindowText(hWnd,"Receiving Data");
                return 0;
                case '2':
                                    command=132; // sampling rate \(f=500 \mathrm{~Hz}\)
                                    samplesdisplayed=4;
                                    ChangeSamplingRate (command);
                                    BeginReadProc();
                                    CheckMenuItem(hSamplingRate, 0, MF_BYPOSITION | MF_UNCHECKED);
                                    CheckMenuItem(hSamplingRate,1,MF_BYPOSITION | MF_CHECKED).
                                    CheckMenuItem(hSamplingRate, 2, MF_BYPOSITION | MF_UNCHECKED);
    CheckMenuItem(hSamplingRate,3,MF_BYPOSITION | MF_UNCHECKED); DrawMenuBar (hWnd); SetWindowText (hWnd,"Receiving Data");
return 0
case '3':
command=195; // sampling rate $\mathrm{f}=1 \mathrm{Khz}$
samplesdisplayed=2;
ChangeSamplingRate (command)
BeginReadProc();
CheckMenuItem(hSamplingRate,0,MF_BYPOSITION | MF_UNCHECKED);
CheckMenuItem(hSamplingRate,1,MF_BYPOSITION | MF_UNCHECKED);
CheckMenuItem(hSamplingRate, 2, MF_BYPOSITION | MF_CHECKED);
CheckMenuItem(hSamplingRate,3,MF_BYPOSITION | MF_UNCHECKED);
DrawMenuBar (hWnd);
SetWindowText (hWnd,"Receiving Data");
return 0;
case '4':
command=226; // sampling rate $\mathrm{f}=2 \mathrm{Khz}$
samplesdisplayed=1;
ChangeSamplingRate (command);
BeginReadProc();
CheckMenuItem(hSamplingRate,0,MF_BYPOSITION | MF_UNCHECKED);
CheckMenuItem(hSamplingRate,1,MF_BYPOSITION | MF_UNCHECKED);
CheckMenuItem(hSamplingRate, 2, MF_BYPOSITION | MF_UNCHECKED);
CheckMenuItem(hSamplingRate,3,MF_BYPOSITION | MF_CHECKED);
DrawMenuBar (hWnd);
SetWindowText (hWnd,"Receiving Data");
return 0;
case '5':
voltagescale1=1.0; // CH1 5V full-voltage scale
CheckMenuItem(hVoltageScale1,0,MF_BYPOSITION | MF_CHECKED);
CheckMenuItem(hVoltageScale1,1,MF_BYPOSITION | MF_UNCHECKED);
CheckMenuItem(hVoltageScale1,2,MF_BYPOSITION | MF_UNCHECKED);
CheckMenuItem(hVoltageScale1,3,MF_BYPOSITION | MF_UNCHECKED);
CheckMenuItem(hVoltageScale1,4,MF_BYPOSITION | MF_UNCHECKED)
DrawMenuBar(hWnd);
return 0 ;
case '6':
voltagescale1=2.5; // CH1 2V full-voltage scale
CheckMenuItem(hVoltageScale1,0,MF_BYPOSITION | MF_UNCHECKED);
CheckMenuItem(hVoltageScale1,1,MF_BYPOSITION | MF_CHECKED);
CheckMenuItem(hVoltageScale1,2,MF_BYPOSITION | MF_UNCHECKED);
CheckMenuItem(hVoltageScale1,3,MF_BYPOSITION | MF_UNCHECKED);
CheckMenuItem(hVoltageScale1,4,MF_BYPOSITION | MF_UNCHECKED);
DrawMenuBar (hWnd);
return 0;
case '7':
oltagescalel=5.0; // CH1 1V full-voltage scale
CheckMenuItem(hVoltageScale1,0,MF_BYPOSITION | MF_UNCHECKED);
CheckMenuItem(hVoltageScale1,1,MF_BYPOSITION | MF_UNCHECKED)
CheckMenuItem(hVoltageScale1,2,MF_BYPOSITION | MF_CHECKED);
CheckMenuItem(hVoltageScale1,3,MF_BYPOSITION | MF_UNCHECKED);
CheckMenuItem(hVoltageScale1,4,MF_BYPOSITION | MF_UNCHECKED);
DrawMenuBar (hWnd);
return 0;
case '8':
voltagescale1=10.0; // CH1 500mV full-voltage scale
CheckMenuItem(hVoltageScale1,0,MF_BYPOSITION | MF_UNCHECKED);
CheckMenuItem(hVoltageScale1,1,MF_BYPOSITION | MF_UNCHECKED)
CheckMenuItem(hVoltageScale1,2,MF_BYPOSITION | MF_UNCHECKED);
CheckMenuItem(hVoltageScale1,3,MF_BYPOSITION | MF_CHECKED)

CheckMenuItem(hVoltageScale1,4,MF_BYPOSITION | MF_UNCHECKED); DrawMenuBar (hWnd);

## return 0;

case '9':
voltagescale1=50.0; // CH1 100mV full-voltage scale CheckMenuItem(hVoltageScale1,0,MF_BYPOSITION | MF_UNCHECKED); CheckMenuItem(hVoltageScale1,1,MF_BYPOSITION | MF_UNCHECKED); CheckMenuItem(hVoltageScale1,2,MF_BYPOSITION | MF_UNCHECKED); CheckMenuItem(hVoltageScale1,3,MF_BYPOSITION | MF_UNCHECKED); CheckMenuItem(hVoltageScale1,4,MF_BYPOSITION | MF_CHECKED); DrawMenuBar (hWnd);

## return 0;

case '10':
voltagescale2=1.0; // CH2 5V full-voltage scale CheckMenuItem (hVoltageScale2,0,MF_BYPOSITION | MF_CHECKED); CheckMenuItem(hVoltageScale2,1,MF_BYPOSITION | MF_UNCHECKED); CheckMenuItem(hVoltageScale2,2,MF_BYPOSITION | MF_UNCHECKED); CheckMenuItem(hVoltageScale2,3,MF_BYPOSITION | MF_UNCHECKED); CheckMenuItem(hVoltageScale2,4,MF_BYPOSITION | MF_UNCHECKED) DrawMenuBar(hWnd);

## return 0 ;

case '11':
voltagescale2=2.5; // CH2 2V full-voltage scale CheckMenuItem(hVoltageScale2,0,MF_BYPOSITION | MF_UNCHECKED); CheckMenuItem (hVoltageScale2,1,MF_BYPOSITION | MF_CHECKED); CheckMenuItem(hVoltageScale2,2,MF_BYPOSITION | MF_UNCHECKED); CheckMenuItem(hVoltageScale2,3,MF_BYPOSITION | MF_UNCHECKED); CheckMenuItem(hVoltageScale2,4,MF_BYPOSITION | MF_UNCHECKED); DrawMenuBar(hWnd);

## return 0 ;

case '12':
voltagescale2=5.0; // CH2 1V full-voltage scale CheckMenuItem(hVoltageScale2,0,MF_BYPOSITION | MF_UNCHECKED); CheckMenuItem(hVoltageScale2,1,MF_BYPOSITION | MF_UNCHECKED); CheckMenuItem(hVoltageScale2,2,MF_BYPOSITION | MF_CHECKED); CheckMenuItem(hVoltageScale2,3,MF_BYPOSITION | MF_UNCHECKED); CheckMenuItem(hVoltageScale2,4,MF_BYPOSITION | MF_UNCHECKED); DrawMenuBar (hWnd);

## return 0;

case '13':
voltagescale2=10.0; // CH2 500mV full-voltage scale
CheckMenuItem(hVoltageScale2,0,MF_BYPOSITION | MF_UNCHECKED); CheckMenuItem(hVoltageScale2,1,MF_BYPOSITION | MF_UNCHECKED) CheckMenuItem(hVoltageScale2,2,MF_BYPOSITION | MF_UNCHECKED); CheckMenuItem(hVoltageScale2,3,MF_BYPOSITION | MF_CHECKED); CheckMenuItem(hVoltageScale2,4,MF_BYPOSITION | MF_UNCHECKED); DrawMenuBar (hWnd);

## return 0;

case ' 14 '
voltagescale2=50.0; // CH2 100mV full-voltage scale CheckMenuItem(hVoltageScale2,0,MF_BYPOSITION | MF_UNCHECKED); CheckMenuItem(hVoltageScale2,1,MF_BYPOSITION | MF_UNCHECKED); CheckMenuItem(hVoltageScale2,2,MF_BYPOSITION | MF_UNCHECKED); CheckMenuItem(hVoltageScale2,3,MF_BYPOSITION | MF_UNCHECKED); CheckMenuItem(hVoltageScale2,4,MF_BYPOSITION | MF_CHECKED); DrawMenuBar (hWnd);

## return 0;

case 's':
if (StopRead==FALSE)
\{
if ( $\mathrm{Rec}==\mathrm{FALSE}$ )


```
\{
```

                                    CheckMenuItem(hOptionsMenu,1,MF_BYPOSITION | MF_CHECKED);
    ```
                                    CheckMenuItem(hOptionsMenu,1,MF_BYPOSITION | MF_CHECKED);
                                    DrawMenuBar(hWnd);
                                    DrawMenuBar(hWnd);
                                    recbufferl=(char*) malloc(10*1024*1024*sizeof(unsigned short)); //record memory
                                    recbufferl=(char*) malloc(10*1024*1024*sizeof(unsigned short)); //record memory
                                    recbuffer2=(char*) malloc(10*1024*1024*sizeof(unsigned short)); //record memory
                                    recbuffer2=(char*) malloc(10*1024*1024*sizeof(unsigned short)); //record memory
                                    reccount=0;
                                    reccount=0;
                                    datareceived=0;
                                    datareceived=0;
                                    output1=fopen("output1.txt","w"); //open output files
                                    output1=fopen("output1.txt","w"); //open output files
                                    output2=fopen("output2.txt","w");
                                    output2=fopen("output2.txt","w");
                                    Rec=TRUE; //set record flag
                                    Rec=TRUE; //set record flag
            }
            }
            else
            else
            {
            {
                Rec=FALSE; //reset record flag
                Rec=FALSE; //reset record flag
                CheckMenuItem(hOptionsMenu,1,MF_BYPOSITION | MF_UNCHECKED);
                CheckMenuItem(hOptionsMenu,1,MF_BYPOSITION | MF_UNCHECKED);
                                    DrawMenuBar(hWnd);
                                    DrawMenuBar(hWnd);
                    fwrite(recbuffer1,1,reccount,output1);
                    fwrite(recbuffer1,1,reccount,output1);
                    fwrite(recbuffer2,1,reccount,output2);
                    fwrite(recbuffer2,1,reccount,output2);
                                    fclose(output1); //close output files
                                    fclose(output1); //close output files
                    fclose(output2);
                    fclose(output2);
                free(recbuffer1); //free record buffer
                free(recbuffer1); //free record buffer
                free(recbuffer2); //free record buffer
                free(recbuffer2); //free record buffer
                            }
                            }
                            }
                            }
                            else
                            else
            {
            {
                return 0;
                return 0;
return 0;
return 0;
case 'd': // download firmware into device
case 'd': // download firmware into device
case 'd': // download firmware into device
case 'd': // download firmware into device
    anchordownload();
    anchordownload();
return 0;
return 0;
case 'x': // exit
case 'x': // exit
    PostQuitMessage(0)
    PostQuitMessage(0)
return 0;
return 0;
case 'r': 
case 'r': 
    {
    {
StopRead=FALSE;
StopRead=FALSE;
BeginReadProc();
BeginReadProc();
CheckMenuItem(hOptionsMenu,0,MF_BYPOSITION | MF_CHECKED);
CheckMenuItem(hOptionsMenu,0,MF_BYPOSITION | MF_CHECKED);
DrawMenuBar(hWnd);
DrawMenuBar(hWnd);
WriteOutProc (command);
WriteOutProc (command);
DWORD dwThreadId, dwThrdParam = 1;
DWORD dwThreadId, dwThrdParam = 1;
hRead= CreateThread
hRead= CreateThread
            }
            }
                                    OL,
                                    OL,
                                    0,
                                    0,
                                    READ_ISO_BUFFER,
                                    READ_ISO_BUFFER,
                                    &dwThrdParam
                                    &dwThrdParam
                                    CREATE_SUSPENDED
                                    CREATE_SUSPENDED
                                    &dwThreadId
                                    &dwThreadId
                                    );
                                    );
            SetThreadPriority(hRead,15);
            SetThreadPriority(hRead,15);
            ResumeThread(hRead);
            ResumeThread(hRead);
    }
    }
    else
    else
    {
    {
        StopRead=TRUE;
        StopRead=TRUE;
        EndReadProc()
        EndReadProc()
        CheckMenuItem(hOptionsMenu,0,MF_BYPOSITION | MF_UNCHECKED);
        CheckMenuItem(hOptionsMenu,0,MF_BYPOSITION | MF_UNCHECKED);
        DrawMenuBar(hWnd);
        DrawMenuBar(hWnd);
        SetWindowText(hWnd,"Data Analysis")
```

        SetWindowText(hWnd,"Data Analysis")
    ```
int \(\mathrm{g}(\) int x\()\)
\{
            double \(y\);
            char tempbuf [8];
            sprintf(tempbuf," \% \(d^{\prime \prime}\),buffer2 [x]);
            \(\mathrm{y}=\) atoi(tempbuf) \(* 1.0\);
            \(\mathrm{y}=(\mathrm{y} / 65536.0-0.5) * 512 *\) voltagescale2;
            if ( \(\mathrm{y}>128\) )
            \{
                \(\mathrm{y}=128\);
            \}
            if \((\mathrm{y}<-128)\)
            \{
                \(y=-128\);
            \}
            return \(y\);
            \}
/* BeginReadProc initializes USB connection... */
/* opens driver, sets interface, allocates memory for the read I/O buffer */
void BeginReadProc (void)
\{
    if (bOpenDriver (\&hDevice, pcDriverName) == TRUE)
    \{
    SetWindowText(hWnd,"Data Analysis - Opened Driver Successfully to Read");
    \}
    else
        MessageBox (hWnd, "Data Analysis - Failed to Open Driver. Cannot read", NULL, NULL);
        StopRead=TRUE;
    hDevice=NULL;
    return;
    \}
    SET_INTERFACE_IN setint;
    setint.interfaceNum=Interface;
    setint.alternateSetting=AltSetting;
    DWORD nBytesint;
    BOOLEAN bResult=DeviceIoControl (hDevice, // Set Ez-USB interface
                                    IOCTL_Ezusb_SETINTERFACE,
                                    \&setint,
                                    sizeof(SET_INTERFACE_IN),
                                    NULL,
                                    0 ,
                                    \&nBytesint,
                            NULL) ;
    if (bResult! = TRUE)
    \{
            MessageBox(hWnd,"Data Analysis - Failed to Set Interface. Cannot read", NULL,NULL);
        hDevice=NULL;
        return;
    \}
    // allocate reading buffers
    ULONG bytesToRead = PackCount * (PackSize + sizeof(USBD_ISO_PACKET_DESCRIPTOR));
    isobuf = (BYTE*) malloc (bytesToRead);
    isobuf2=(PULONG) malloc (sizeof (ULONG));
    datareceived=0;
    reccount \(=0\);
    if (!isobuf)
    \{
        MessageBox (hWnd, "Data Analysis - Memory Allocation Failed", NULL, NULL);
        hDevice=NULL;
        return;
    \}
    InvalidateRect (hWnd, NULL, TRUE) ;
\}
/* This function switches between two bulk pipes
            reset the selected pipe and read 64 -byte packet
    check for record flag and write to rec buffer if set,
    and update window while stopRead flag is false.
    */
    ULONG _-stdcall READ_ISO_BUFFER (LPVOID lpParameter)
    \{
        if (hDevice==NULL)
        \{
                return 0;
    \}
    SetWindowText (hWnd,"Receiving Data");
    BOOLEAN bResult = FALSE;
```

int i,j;
char temp[256]; // buffer used to write text on the window bar
int count=0; // counter for updating graphs
RECT region1={{0},{40},{1024},{296}}; // first graph region
RECT region2={{0},{424},{1024},{680}}; // second graph region
BYTE bytesToRead= PackSize;
while (!StopRead)
{
ULONG pipenum;
BULK_TRANSFER_CONTROL BulkControl;
//change the pipe to read from
if (PipeSelect)
{
BulkControl.pipeNum=PipeNumber1;
pipenum=PipeNumber1;
PipeSelect=FALSE;
}
else
{
BulkControl.pipeNum=PipeNumber2;
pipenum=PipeNumber2;
PipeSelect=TRUE;
}
// reset the pipe
DWORD nBytes;
DWORD nBytespipe;
bResult = DeviceIoControl (hDevice,
IOCTL_Ezusb_RESETPIPE,
\&pipenum,
sizeof(ULONG),
NULL,
0,
\&nBytespipe,
NULL);
bResult=TRUE;
if (bResult != TRUE)
{
MessageBox(hWnd,"Data Analysis - Pipe Reset Failed",NULL,NULL);
hDevice=NULL;
return 0;
}
// read 64-byte packet by bulk transfer
bResult = DeviceIoControl (hDevice,
IOCTL_EZUSB_BULK_READ,
\&BulkControl,
sizeof(BULK_TRANSFER_CONTROL)
isobuf,
bytesToRead,
\&nBytes,
NULL);
next= 1024 - (samplesdisplayed);
if (bResult != TRUE)
{

```
        DeviceIoControl (hDevice,
                IOCTL_EZUSB_GET_LAST_ERROR
                NULL,
                0,
                isobuf2,
```

                                    sizeof(ULONG),
                                    &nBytes
                                    NULL);
                char tempbuf[100];
                sprintf(tempbuf,"Read Bulk Data Failed with Error %d",isobuf2)
                SetWindowText (hWnd,tempbuf)
        return 0;
    }
else
{
if (Rec==TRUE) // if record flag is set, save data to disk
{
for (i=0; i<PackSize/4; i++)
{
union v {unsigned short ni; BYTE d[sizeof(unsigned short)];};
union v v1;
v1.d[1]=isobuf[4*i];
v1.d[0]=isobuf[4*i+1];
union v v2;
v2.d[1]=isobuf[4*i+2];
v2.d[0]=isobuf[4*i+3];
sprintf(\&recbuffer1[reccount],"%5d\n",v1.ni);
sprintf(\&recbuffer2[reccount],"%5d\n",v2.ni)
reccount=reccount+6;
}
datareceived=datareceived+bytesToRead/4;
if (datareceived>1048576)
{
sprintf(temp,"Recorded %6.1fM samples/channel",datareceived/1048576.0);
}
lse if (datareceived>1024
{
sprintf(temp,"Recorded %6.1fK samples/channel",datareceived/1024.0),
}
else
{
sprintf(temp,"Recorded %5.Of samples/channel",datareceived);
}

```
                SetWindowText (hWnd, temp) ;
                if (reccount)=180000)
                \{
                    fwrite(recbuffer1, 1, reccount, output1);
                    fwrite(recbuffer2,1,reccount, output2);
                    reccount=0;
            \}
        \}
        else
    \{
        SetWindowText(hWnd,"Receiving Data");
            \}
for (i=0; i<next; i++)
    \{
        buffer[i]=buffer[i+(samplesdisplayed)];
        buffer2[i]=buffer2[i+(samplesdisplayed)]
        \}
\(j=(\) PackSize/4)/samplesdisplayed;
for (i=0; i<(samplesdisplayed); i++)
\{
union v \{unsigned short ni; BYTE d[sizeof(unsigned short)];\};
                                    union v vn;
                                    vn.d[1] =isobuf [4*j*i];
                                    vn.d[0]=isobuf [4*j*i+1] ;
                                    union \(v\) vm;
vm.d[1]=isobuf [4*j*i+2];
vm. d[0]=isobuf [4*j*i+3];
buffer[next+i]=vn.ni; buffer2[next+i] =vm.ni; \}
\}
if (samplesdisplayed==8)
\{
if (count==1)
\{ InvalidateRect (hWnd, \&region1, TRUE); UpdateWindow (hWnd);
\}
if (count==2)

InvalidateRect(hWnd, \&region2, TRUE); UpdateWindow (hWnd); count \(=0\);
\}
else
count=count +1 ;
if (count>2)
\{
count \(=0\);
\}
if (samplesdisplayed==4)
\{
if (count==2)
\{ InvalidateRect(hWnd, \&region1, TRUE); UpdateWindow (hWnd);
\}
if (count==4)
\{
InvalidateRect(hWnd, \&region2, TRUE); UpdateWindow (hWnd) ;
count \(=0\)
\}
else
count=count+1;
if (count \(>4\) )
\{
count \(=0\)
\}
\}
if (samplesdisplayed==2)
\{
```

if (count==4)

```
\{
InvalidateRect(hWnd, \&region1, TRUE); UpdateWindow (hWnd);
\}
if (count==8)
\{
InvalidateRect(hWnd, \&region2, TRUE) UpdateWindow (hWnd);
count \(=0\);
\}
// function that ends the reading process and clear pending I/O void EndReadProc (void)
\{
                    count \(=0\);
                \}
    \}
    if (samplesdisplayed==1)
    \{
                    if (count==8)
                    \{
                    InvalidateRect (hWnd, \&region1, TRUE);
                    UpdateWindow (hWnd) ;
                    \}
                    if (count==16)
                \{
                    InvalidateRect (hWnd, \&region2, TRUE);
                    UpdateWindow (hWnd);
                    count \(=0\);
                    \}
            else
                            count=count +1 ;
            \}
        \}
            return 0;
    \{
        \{
        \}
    DWORD nBytespipe;
        ULONG pipenum=PipeNumber1;
        BOOL bResult = DeviceIoControl (hDevice,
            IOCTL_Ezusb_ABORTPIPE,
            \&pipenum,
            sizeof (ULONG),
            NULL,
                    0 ,
                    \&nBytespipe,
                    NULL) ;
        if (bResult != TRUE)
        \{
        MessageBox(hWnd, "Data Analysis - Pipe Abort Failed", NULL, NULL);
        hDevice=NULL;
            return;
        \}
        pipenum=PipeNumber2;
        bResult = DeviceIoControl (hDevice,
            IOCTL_Ezusb_ABORTPIPE,
            \&pipenum,
            sizeof (ULONG),
            NULL,
            0 ,
            \&nBytespipe,
                    count=count +1 ;
                    if (count>8)
                    \{
            NULL) ;
        if (bResult != TRUE)
        \{
        MessageBox(hWnd, "Data Analysis - Pipe Abort Failed",NULL, NULL);

1146

1151

1156
// Sends command to Ez-USB
void WriteOutProc (BYTE command)
if (hDevice==NULL)
1161

1166

1171

1176
            hDevice=NULL;
        \}
            free(isobuf);
            free (isobuf2);
            hDevice=NULL;
            return;
    \}
\{
            return;
            \}
            BYTE* writebuf;
            BOOLEAN bResult= FALSE;
            BYTE bytesToWrite=1;
            writebuf=(BYTE*) malloc (bytesToWrite);
            ULONG pipenum;
            BULK_TRANSFER_CONTROL BulkControl;
            pipenum=PipeOut;
            BulkControl.pipeNum=pipenum;
        // reset the pipe
            DWORD nBytes;
            DWORD nBytespipe;
        bResult = DeviceIoControl (hDevice,
                                    \&pipenum,
                                    sizeof (ULONG),
                                    NULL,
                                    0 ,
                                    \&nBytespipe,
                                    NULL) ;
    if (bResult != TRUE)
    \{
        hDevice=NULL;
        return;
    \}
    writebuf [0] =command;
    bResult = DeviceIoControl (hDevice,
        \&BulkControl,
                writebuf,
                bytesToWrite,
                \&nBytes,
                NULL) ;
            if (!bResult)
            \{
                hDevice=NULL;
                return;
                                    IOCTL_Ezusb_RESETPIPE,
        MessageBox(hWnd,"Send Command - Pipe Reset Failed",NULL,NULL);
        IOCTL_EZUSB_BULK_WRITE,
                sizeof (BULK_TRANSFER_CONTROL),
    \}
\}
// Changes sampling rate of Ez-USB void ChangeSamplingRate (BYTE rate)
\&pipenum,
sizeof (ULONG),
NULL,
0 ,
\&nBytespipe
NULL) ;
if (!bResult)
\{
hDevice=NULL;
\}
free(writebuf) ;
return;
\{
if (hDevice==NULL)
\{
return;
\}

BYTE* writebuf;
BOOLEAN bResult= FALSE;

BYTE bytesToWrite=1;
writebuf=(BYTE*) malloc (bytesToWrite);

LLONG pipenum;
BULK_TRANSFER_CONTROL BulkControl;
pipenum=SamplingPipe;

BulkControl.pipeNum=pipenum;
// reset the pipe
DWORD nBytes;
DWORD nBytespipe
bResult = DeviceIoControl (hDevice,
\&pipenum,
sizeof (ULONG),
NULL,
0 , \&nBytespipe, NULL) ;

\section*{if (bResult != TRUE)}
\{ hDevice=NULL;
return;
\}
writebuf [0]=rate;
bResult = DeviceIoControl (hDevice, \&BulkControl, writebuf,
bResult = DeviceIoControl (hDevice,
IOCTL_Ezusb_ABORTPIPE,

MessageBox(hWnd,"Send Command - Pipe Abort Failed",NULL,NULL);

MessageBox(hWnd,"Change Sampling Rate - Pipe Reset Failed",NULL,NULL) IOCTL_EZUSB_BULK_WRITE, sizeof (BULK_TRANSFER_CONTROL),
```

                                    bytesToWrite,
                    snBytes
                    NULL);
            bResult = DeviceIoControl (hDevice,
                            IOCTL_Ezusb_ABORTPIPE,
                    &pipenum,
                    sizeof(ULONG),
                    NULL,
                    0,
                    &nBytespipe,
                    NULL);
            if (bResult != TRUE)
            {
            MessageBox(hWnd,"Data Analysis - Pipe Abort Failed",NULL,NULL)
                hDevice=NULL;
                return;
            }
                free(writebuf);
                return;
    }
    // Open the Driver
    BOOLEAN bOpenDriver (HANDLE * phDeviceHandle, PCHAR devname)
    {
        char completeDeviceName[64] = "";
        char pcMsg[64] = "";
        strcat (completeDeviceName,
            "\\\\\.\\"
            );
        strcat (completeDeviceName,
                                    devname
                    );
        *phDeviceHandle = CreateFile( completeDeviceName,
            GENERIC_WRITE,
            FILE_SHARE_WRITE,
            NULL,
            OPEN_EXISTING,
            0,
            NULL);
        if (*phDeviceHandle == INVALID_HANDLE_VALUE) {
            return (FALSE);
        } else {
            return (TRUE);
        }
            }//OpenDevice
    ```
1306

\section*{B. 4 The Digital Signal Processing Software}

\author{
Listing B.3: Software in Matlab M-File format
}

\section*{close all;}
clear all;
fs=1000;
ecg = textread('tunca91.txt');
ecg=ecg/65536*20-10;
ecg1=ecg;
res = textread('tunca92.txt'); res=res/65536*20-10;
res1=res;
tinit=0;
tfinal=(size (ecg, 1) -1)/1000;
t=linspace(tinit,tfinal,size (ecg,1));
t1=t;
figure(1); subplot(4,1,1);plot(t,res); ylabel('Raw Resp');title('Respiratory Filtering Process')
axis([20 \(30 \mathrm{~min}(\) res \() \max (r e s)])\);
figure(2); subplot(3,1,1);plot(t,ecg); ylabel('Raw ECG');title('ECG Filtering Process');
axis([23 \(25 \mathrm{~min}(\mathrm{ecg}) \max (\mathrm{ecg})])\);
hpecgn=fs/2;
hpecg=ones ( 1, hpecgn) ;
hpecg=-hpecg/hpecgn;
hpecg (hpecgn/2+1) \(=1+\) hpecg (hpecgn/2+1);
ecg \(=\) filter (hpecg, [1], ecg);
ecg \(=\operatorname{ecg}((1.5 * \operatorname{size}(h p e c g, 2)+1): \operatorname{size}(e c g, 1))\);
hpresn \(=10 * \mathrm{fs}\);
hpres=ones (1,hpresn) ;
hpres=-hpres/hpresn;
hpres (hpresn/2+1) =1+hpres (hpresn/2+1);
res = filter(hpres, [1],res);
res \(=\operatorname{res}((1.5 * \operatorname{size}(\) hpres, 2\()+1): \operatorname{size}(r e s, 1))\);
\(t=t((\boldsymbol{s i z e}(\) hpres, 2\()+1):(\boldsymbol{s i z e}(t, 2)-0.5 *\) size \((\) hpres, 2\()))\);
\(\operatorname{ecg}=\operatorname{ecg}((\operatorname{size}(\) hpres, 2\()-\operatorname{size}(h p e c g, 2)+1):(\operatorname{size}(\operatorname{ecg}, 1)-0.5 *\) size (hpres, 2\()+0.5 *\) size (hpecg, 2\()))\);
figure(1); subplot(4,1,2);plot(t,res); ylabel('Highpass filtered');
axis([20 \(30 \mathrm{~min}(\) res \() \max (\) res \()]\) );
figure(2); subplot(3,1,2);plot(t,ecg); ylabel('Highpass filtered');
axis([23 \(25 \mathrm{~min}(\mathrm{ecg}) \max (\mathrm{ecg})])\);
\(\mathrm{nn}=\mathrm{fs} / 50\);
\(\mathrm{n}=\mathrm{ones}(1, \mathrm{nn})\);
\(\mathrm{n}=\mathrm{n} / \mathrm{nn}\);
ecg \(=\) filter ( \(n,[1]\), ecg \()\);
res \(=\) filter ( \(n,[1]\),res \()\);
ecg \(=\operatorname{ecg}((1.5 * \operatorname{size}(\mathrm{n}, 2)+1): \operatorname{size}(\mathrm{ecg}, 1))\);
res \(=\operatorname{res}((1.5 * \operatorname{size}(n, 2)+1): \operatorname{size}(r e s, 1))\);
\(\mathrm{t}=\mathrm{t}((\boldsymbol{\operatorname { s i z e }}(\mathrm{n}, 2)+1):(\boldsymbol{s i z e}(\mathrm{t}, 2)-0.5 * \operatorname{size}(\mathrm{n}, 2))\) );
figure(1); subplot(4,1,3);plot(t,res); ylabel('50Hz notch');
axis([20 \(30 \mathrm{~min}(\) res \() \max (\) res \()])\);
figure(2); subplot(3,1,3);plot(t,ecg); ylabel('Lowpass Filtered');xlabel('time (sec)'); axis([23 \(25 \mathrm{~min}(\mathrm{ecg}) \max (\mathrm{ecg})])\);
```

lpresn=fs/3.125;
lpres=ones(1,lpresn);
lpres=lpres/lpresn;
res = filter(lpres,[1],res);
res = res((1.5*size(lpres,2) +1):size(res,1));
t = t((size(lpres,2) +1):(size(t,2)-0.5*size(lpres,2)));
ecg = ecg((size(lpres,2) +1):(size(ecg,1)-0.5*size(lpres,2)));
figure(1);subplot(4,1,4);plot(t,res); ylabel('Lowpass filtered');xlabel('time (sec)');
axis([20 30 min(res) max(res)]);
%%%%%%%%%%%%%%%%%%%%%% DF1 Method for QRS Detection %%%%%%%%%%%%%%%
yfilt=[2 1 0 -1 -2]; % find the first derivative of ECG signal
yfilt=yfilt/10;
ydiff = filter(yfilt, [1],ecg);
ydiff = ydiff((1.5*size(yfilt,2)+1):size(ydiff,1));
tdiff = t((size(yfilt,2)+1):(size(t,2)-0.5*size(yfilt,2)));
ecg = ecg((size(yfilt,2)+1):(size(ecg,1)-0.5*size(yfilt,2)));
segments=floor(size(ydiff,1)/(fs*3));
for i=1:segments
slopemaxarray(i)=max(ydiff((i-1)*fs*3+1:i*fs*3)); % find maximum values of segments
end
slopeth=0.7*median(slopemaxarray); % define slope threshold as 0.7 of median of maximums
rr=1;
trlast=0;
for i=3:1:size(ydiff,1)
if (ydiff(i)>slopeth) \& (ydiff(i-1)>slopeth) \& (ydiff(i-2)>slopeth) \& (tdiff(i-2)>trlast+0.3)
tr(rr)=tdiff(i-2); % find time of R-waves
trlast=tdiff(i-2);
ti(rr)=i-2;
rr=rr+1;
end
end
for i=1:size(ti,2)
rwave(i)=ecg(ti(i));
end
trdiff=diff(tr); % time intervals between R-waves
tr=tr(2:size(tr,2)); % discard first r-wave
ti=ti(2:size(ti,2));
rwave=rwave(2:size(rwave,2));
tdiff=tdiff(ti(1):ti(size(ti,2)));
ecg=ecg(ti(1):ti(size(ti,2)));
ydiff=ydiff(ti(1):ti(size(ti,2)));
tdiff=tdiff-tr(1);
tr=tr-tr (1);
figure(3); plot(tdiff,ecg,'black'); hold on; plot(tdiff,5*ydiff,'red');stem(tr,rwave,'o-');hold off;
legend('Filtered ECG Signal','First Derivative (x5)','R-Wave');
axis([23.5 24.3 - 0.4 1]); grid on; xlabel('time(sec)');ylabel('Amplitude (V)');
thrv = tr(1):0.25:tr(size(tr,2)); % create time axis for interpolated hrv signal
hrv=interp1(tr,trdiff,thrv); % interpolate R-R interval signal
figure(4);plot(thrv,hrv); title('Heart Rate Variability');
xlabel('Time (sec)');ylabel('RR Intervals (sec)'); grid on;
hrv2=hrv-mean(hrv);
hrvmean=mean(hrv), %mean of HRV signal
hrvstd=std(hrv), % standard deviation of HRV signal
[P,f]=pcov(hrv2,50,512,4); % power spectral density of HRV signal

```

\section*{}
```

respfilt=[2 1 0 -1 -2];
respfilt=respfilt/10;

```
```

for i=1:size(ti2,2)
resppoint(i)=res(ti2(i));

```
end
figure (6);

\section*{legend('Respiratory Signal','First Derivative (x100)','Respiratory Fiducial Points');}
\% axis([50 60 min(res) max(res)]);
texdiff=diff(tex); \% respiration intervals
tex=tex (2:size(tex,2));
tresp=tresp (ti2 (2) : ti2 (size (ti2, 2)) );
respdiff \(=\) respdiff(ti2(2):ti2(size(ti2,2)));
res \(=\) res(ti2(2):ti2(size(ti2,2)));
tresp2 \(=\) tex(1):0.25:tex(size(tex,2)); \% create time axis for interpolated respiration signal
respv2=interp1(tex,texdiff,tresp2); \% interpolate respiration interval function
respv3=respv2-mean(respv2);
respmean=mean(respv2), \%mean of respiratory signal
respstd=std(respv2), \% standard deviation of respiratory signal
figure(5); plot(f,P); axis([0 \(0.5 \min (P) \max (P)]) ;\) xlabel('frequency (Hz)');
title('Power Spectral Density of HRV'); grid on;
clc;
,
respstd,
hrvmean,
hrvstd,
figure(7); plot(tresp2,respv2);
title('Respiratory Signal Variability'); grid on xlabel('Time(sec)');
ylabel('Instantaneous Respiration Period (sec)')
193 figure (8); hist(respv2,40); grid on;
xlabel('Instantaneous Respiration Period (sec)');
ylabel('Histogram of Respiratory Signal Variability');

\% C=linspace \((0,1000,64000)\);
\%
\% ftha=abs(fft(hpecg, 64000));
\% fthb=angle(fft (hpecg, 64000))/pi;
\% ftna=abs (fft (n, 64000));
\% ftnb=angle(fft( \(n, 64000\) ))/pi;
응́resa=abs(fft(lpres,64000)),
\% ftlresb=angle(fft(lpres,64000));

응응 Frequency response of ECG highpass filter \(\% \% \% \%\)
\% figure;
\% subplot (2,1,1);
\% plot(c,ftha);
\% axis([0 20 1.5]);
\% xlabel('frequency (Hz)');
\% ylabel('|Xhp(jw)|');
\% grid on;
\% hold on; stem(1.5,0.707,'bo-.'); hold off;
\% subplot (2,1,2);
\% plot (c,fthb);
\% axis([0 \(20-1\) 1]);
\% xlabel('frequency (Hz)');
\% ylabel('Phase of Xhp(jw) (*pi rad)');
\% grid on;
\%
\%\%\% Frequency response of 50 Hz notch filter \(\% \frac{0 \%}{\circ} \%\)
\% figure;
\% subplot (2,1,1);
\% plot(c,ftna);
\% axis([0 12501\(])\);
\% xlabel('frequency ( Hz )');
\% ylabel('|Xn(jw)|');
\% grid on;
\% hold on; stem(22.1,0.707,'bo-.'); hold off;
\% subplot \((2,1,2)\);
\% plot (c, ftnb);
\% axis([0 125-1 1]);
\% xlabel('frequency ( Hz\()^{\prime}\) );
\% ylabel('Phase of Xn(jw) (*pi rad)');
\% grid on;
\%
\%\%\% Frequency response of respiratory lowpass filter \(\% \% \% \%\)
\%
\% figure;
\% subplot (2,1,1);
\% plot(c,ftlresa);
\% axis([0 20 0 1]);
\% xlabel('frequency (Hz)');
\% ylabel('|Xlp(jw)|');
\% grid on;
\% hold on; stem(1.4,0.707,'bo-.'); hold off;
\% subplot (2,1,2);
\% plot(c,ftlresb);
\% axis([0 \(20-1\) 1]);
\% xlabel('frequency ( Hz )');
\% ylabel('Phase of Xlp(jw) (*pi rad)');
\% grid on;

\section*{Appendix C}

\section*{Technical References}

This chapter includes technical references for some of the circuit elements used in the design.

\section*{C. 1 OP07 Technical Reference}

\title{
Ultralow Offset Voltage Operational Amplifiers
}

\section*{FEATURES}
Low \(\mathrm{V}_{\text {os: }} 75 \mu \mathrm{~V}\) Max
Low \(\mathrm{V}_{\text {os }}\) Drift: \(1.3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) Max
Ultra-Stable vs. Time: \(1.5 \mu \mathrm{~V} /\) Month Max
Low Noise: \(0.6 \mu \mathrm{~V}\) p-p Max
Wide Input Voltage Range: \(\pm 14 \mathrm{~V}\)
Wide Supply Voltage Range: 3 V to 18 V
Fits 725,108A/308A, 741, AD510 Sockets
\(125^{\circ} \mathrm{C}\) Temperature-Tested Dice

\section*{APPLICATIONS}

Wireless Base Station Control Circuits
Optical Network Control Circuits
Instrumentation
Sensors and Controls
Thermocouples
RTDs
Strain Bridges
Shunt Current Measurements
Precision Filters

\section*{GENERAL DESCRIPTION}

The OP07 has very low input offset voltage ( \(75 \mu \mathrm{~V}\) max for OP07E) which is obtained by trimming at the wafer stage. These low offset voltages generally eliminate any need for external nulling. The OP07 also features low input bias current ( \(\pm 4 \mathrm{nA}\) for OP07E) and high open-loop gain ( \(200 \mathrm{~V} / \mathrm{mV}\) for OP07E). The low offsets and high open-loop gain make the OP07 particularly useful for high-gain instrumentation applications.

The wide input voltage range of \(\pm 13 \mathrm{~V}\) minimum combined with high CMRR of 106 dB (OP07E) and high input impedace provides high accuracy in the noninverting circuit configuration. Excellent linearity and gain accuracy can be maintained even at

\section*{PIN CONNECTIONS}

Epoxy Mini-Dip (P-Suffix)
8-Pin SO (S-Suffix)

high closed-loop gains. Stability of offsets and gain with time or variations in temperature is excellent. The accuracy and stability of the OP07, even at high gain, combined with the freedom from external nulling have made the OP07 an industry standard for instrumentation applications.
The OP07 is available in two standard performance grades. The OP07E is specified for operation over the \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\) range, and OP07C over the \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) temperature range.

The OP07 is available in epoxy 8 -lead Mini-DIP and 8 -lead SOIC. It is a direct replacement for \(725,108 \mathrm{~A}\), and OP05 amplifiers; 741-types may be directly replaced by removing the 741's nulling potentiometer. For improved specifications, see the OP177 or OP1177. For ceramic DIP and TO-99 packages and standard micro circuit (SMD) versions, see the OP77.


Figure 1. Simplified Schematic

REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

\section*{OPO7-SPECIFICATIONS}

\section*{OP07E ELECTRICAL CHARACTERISTICS \(\left(v_{s}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right.\), unless otherwise noted. \()\)}


\footnotetext{
NOTES
\({ }^{1}\) Input offset voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power.
}
\({ }^{2}\) Long-term input offset voltage stability refers to the averaged trend time of VOS vs. Time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in VOS during the first 30 operating days are typically \(2.5 \mu \mathrm{~V}\) refer to the typical performance curves. Parameter is sample tested.
\({ }^{3}\) Sample tested.
\({ }^{4}\) Guaranteed by design.
\({ }^{5}\) Guaranteed but not tested.
Specifications subject to change without notice.

\section*{OPO7C ELECTRICAL CHARACTERISTICS \(\left(v_{s}= \pm 15 v, T_{\mathrm{A}}=25^{\circ}\right.\), unless othervise noted.)}


\section*{NOTES}
\({ }^{1}\) Input offset voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power.
\({ }^{2}\) Long-term input offset voltage stability refers to the averaged trend time of VOS vs. Time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in VOS during the first 30 operating days are typically \(2.5 \mu \mathrm{~V}\) refer to the typical performance curves. Parameter is sample tested.
\({ }^{3}\) Sample tested.
\({ }^{4}\) Guaranteed by design.
\({ }^{5}\) Guaranteed but not tested.
Specifications subject to change without notice.

\section*{OPO7-SPECIFICATIONS}

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter & Symbol & Conditions & Min & Typ & Max & Unit \\
\hline INPUT CHARACTERISTICS & & & & & & \\
\hline Input Offset Voltage \({ }^{1}\) & \(\mathrm{V}_{\text {OS }}\) & & & 45 & 130 & \(\mu \mathrm{V}\) \\
\hline Voltage Drift without External Trim \({ }^{2}\) & \(\mathrm{TCV}_{\text {Os }}\) & & & 0.3 & 1.3 & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline Voltage Drift with External Trim \({ }^{3}\) & TCV \({ }_{\text {OSN }}\) & \(\mathrm{R}_{\mathrm{P}}=20 \mathrm{k} \Omega\) & & 0.3 & 1.3 & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline Input Offset Current & \(\mathrm{I}_{\text {Os }}\) & & & 0.9 & 5.3 & nA \\
\hline Input Offset Current Drift & TCI \({ }_{\text {OS }}\) & & & 8 & 35 & \(\mathrm{pA} /{ }^{\circ} \mathrm{C}\) \\
\hline Input Bias Current & \(\mathrm{I}_{\mathrm{B}}\) & & & \(\pm 1.5\) & \(\pm 5.5\) & nA \\
\hline Input Bias Current Drift & \(\mathrm{TCI}_{\text {B }}\) & & & 13 & 35 & \(\mathrm{pA} /{ }^{\circ} \mathrm{C}\) \\
\hline Input Voltage Range & IVR & & \(\pm 13\) & \(\pm 13.5\) & & V \\
\hline Common-Mode Rejection Ratio & CMRR & \(\mathrm{V}_{\mathrm{CM}}= \pm 13 \mathrm{~V}\) & 103 & 123 & & dB \\
\hline Power Supply Rejection Ratio & PSRR & \(\mathrm{V}_{\mathrm{S}}= \pm 3 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\) & & & 32 & \(\mu \mathrm{V} / \mathrm{V}\) \\
\hline Large-Signal Voltage Gain & \(\mathrm{A}_{\mathrm{Vo}}\) & \(\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}\) & 180 & 450 & & V/mV \\
\hline OUTPUT CHARACTERISTICS Output Voltage Swing & \(\mathrm{V}_{\mathrm{O}}\) & \(\mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega\) & \(\pm 12\) & \(\pm 12.6\) & & V \\
\hline
\end{tabular}

NOTES
\({ }^{1}\) Input offset voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power.
\({ }^{2}\) Guaranteed by design.
\({ }^{3}\) Sample tested.
Specifications subject to change without notice.

\section*{OPO7C ELECTRICAL CHARACTERISTICS}
\(\left(V_{S}= \pm 15 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\right.\), unless otherwise noted.)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter & Symbol & Conditions & Min & Typ & Max & Unit \\
\hline INPUT CHARACTERISTICS & & & & & & \\
\hline Input Offset Voltage \({ }^{1}\) & \(\mathrm{V}_{\text {OS }}\) & & & 85 & 250 & \(\mu \mathrm{V}\) \\
\hline Voltage Drift without External Trim \({ }^{2}\) & TCV \({ }_{\text {OS }}\) & & & 0.5 & 1.8 & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline Voltage Drift with External Trim \({ }^{3}\) & TCV \({ }_{\text {OSN }}\) & \(\mathrm{R}_{\mathrm{P}}=20 \mathrm{k} \Omega\) & & 0.4 & 1.8 & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline Input Offset Current & \(\mathrm{I}_{\text {OS }}\) & & & 1.6 & 8.0 & nA \\
\hline Input Offset Current Drift & \(\mathrm{TCI}_{\text {OS }}\) & & & 12 & 50 & \(\mathrm{pA} /{ }^{\circ} \mathrm{C}\) \\
\hline Input Bias Current & \(\mathrm{I}_{\mathrm{B}}\) & & & \(\pm 2.2\) & \(\pm 9.0\) & nA \\
\hline Input Bias Current Drift & \(\mathrm{TCI}_{\text {B }}\) & & & 18 & 50 & \(\mathrm{pA} /{ }^{\circ} \mathrm{C}\) \\
\hline Input Voltage Range & IVR & & \(\pm 13\) & \(\pm 13.5\) & & V \\
\hline Common-Mode Rejection Ratio & CMRR & \(\mathrm{V}_{\mathrm{CM}}= \pm 13 \mathrm{~V}\) & 97 & 120 & & dB \\
\hline Power Supply Rejection Ratio & PSRR & \(\mathrm{V}_{\mathrm{S}}= \pm 3 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\) & & 10 & 51 & \(\mu \mathrm{V} / \mathrm{V}\) \\
\hline Large-Signal Voltage Gain & \(\mathrm{A}_{\mathrm{Vo}}\) & \(\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}\) & 100 & 400 & & \(\mathrm{V} / \mathrm{mV}\) \\
\hline OUTPUT CHARACTERISTICS Output Voltage Swing & \(\mathrm{V}_{\mathrm{O}}\) & \(\mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega\) & \(\pm 11\) & \(\pm 12.6\) & & V \\
\hline
\end{tabular}

\footnotetext{
NOTES
\({ }^{1}\) Input offset voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power.
\({ }^{2}\) Guaranteed by design.
\({ }^{3}\) Sample tested.
Specifications subject to change without notice.
}

\section*{ABSOLUTE MAXIMUM RATINGS*}
\begin{tabular}{|c|c|}
\hline Supply Voltage ( \(\mathrm{V}_{\mathrm{S}}\) ) & V \\
\hline Input Voltage* & \(\pm 22 \mathrm{~V}\) \\
\hline Differential Input Voltage & \(\pm 30 \mathrm{~V}\) \\
\hline Output Short-Circuit Duration & Indefinite \\
\hline Storage Temperature Range & \\
\hline S, P Packages & \(-65^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline Operating Temperature Range & \\
\hline OP07E & \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\) \\
\hline OP07C & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline Junction Temperature Range & \(150^{\circ} \mathrm{C}\) \\
\hline & \(300^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
*For supply voltages less than \(\pm 22 \mathrm{~V}\), the absolute maximum input voltage is equal to the supply voltage.
\begin{tabular}{l|c|c|c}
\hline Package Type & \(\boldsymbol{\theta}_{\mathbf{J A}}{ }^{\boldsymbol{*}}\) & \(\boldsymbol{\theta}_{\mathbf{J C}}\) & Units \\
\hline 8-Lead Plastic DIP (P) & 103 & 43 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
8-Lead SOIC (S) & 158 & 43 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline
\end{tabular}
\({ }^{*} \theta_{\mathrm{JA}}\) is specified for worst case conditions, i.e., \(\theta_{\mathrm{JA}}\) is specified for device in socket for P-DIP package, \(\theta_{\mathrm{JA}}\) is specified for device soldered to printed circuit board for SO package.

ORDERING GUIDE
\begin{tabular}{l|l|l|l|l}
\hline Model & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & \begin{tabular}{l} 
Package \\
Description
\end{tabular} & \begin{tabular}{l} 
Package \\
Option
\end{tabular} & \begin{tabular}{l} 
Branding \\
Information
\end{tabular} \\
\hline OP07EP & \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\) & 8-Lead Epoxy DIP & P-8 & \\
OP07CP & \(-40^{\circ} \mathrm{C}\) to \(85^{\circ} \mathrm{C}\) & 8-Lead Epoxy DIP & P-8 & \\
OP07CS & \(-40^{\circ} \mathrm{C}\) to \(85^{\circ} \mathrm{C}\) & 8-Lead SOIC & S-8 & \\
\hline
\end{tabular}

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the OP07 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

\section*{OP07 - Typical Performance Characteristics}


TPC 1. Open-Loop Gain vs. Temperature


MATCHED OR UNMATCHED SOURCE RESISTANCE \(-\Omega\)
TPC 4. Maximum Error vs.
Source Resistance


TPC 7. Input Bias Current vs.
Temperature


TPC 2. Offset Voltage Change Due to Thermal Shock
 MATCHED OR UNMATCHED SOURCE RESISTANCE \(-\Omega\)

TPC 5. Maximum Error vs.
Source Resistance


TPC 8. Input Offset Current vs. Temperature


TPC 3. Warm-Up Drift


DIFFERENTIAL INPUT VALUE -V
TPC 6. Input Bias Current vs. Differential Input Voltage


TPC 9. Low Frequency Noise


TPC 10. Total Input Noise Voltage vs. Frequency


TPC 13. PSRR vs. Frequency


TPC 16. Closed-Loop Response for Various Gain Configurations


TPC 11. Input Wideband Noise vs Bandwidth ( 0.1 Hz to Frequency Indicated)


TPC 14. Open-Loop Gain vs Power Supply Voltage


TPC 17. Maximum Output Swing vs. Frequency


TPC 12. CMRR vs. Frequency


TPC 15. Open-Loop Frequency Response


TPC 18. Maximum Output Voltage vs. Load Resistance

\section*{OP07}


TPC 19. Power Consumption
vs. Power Supply


TPC 22. Trimmed Offset Voltage vs. Temperature


TPC 20. Output Short-Circuit Current vs. Time


TPC 23. Offset Voltage Stability vs. Time


TPC 21. Untrimmed Offset Voltage vs. Temperature


Figure 2. Typical Offset Voltage Test Circuit


Figure 3. Typical Low-Frequency Noise Circuit


Figure 4. Optional Offset Nulling Circuit

\(\frac{\mathrm{R} 1}{\mathrm{R} 3}=\frac{\mathrm{R} 2}{\mathrm{R} 4}\)

Figure 5. Burn-In circuit


\section*{PINOUTS SHOWN FOR J, P, AND Z PACKAGES}

Figure 6. High-Speed, Low VOS Composite Amplifier


PINOUTS SHOWN FOR J, P, AND Z PACKAGES
Figure 7. Adjustment-Free Precision Summing Amplifier

\section*{OP07}

\section*{TYPICAL APPLICATIONS}


PINOUTS SHOWN FOR J, P, AND Z PACKAGES

Figure 8. High-Stability Thermocouple Amplifier

PINOUTS SHOWN FOR J, P, AND Z PACKAGES

Figure 9. Precision Absolute-Value Circuit


\section*{APPLICATIONS INFORMATION}

OP07 series units may be substituted directly into \(725,108 \mathrm{~A} /\) 308A* and OP05 sockets with or without removal of external compensation or nulling components. Additionally, the OP07 may be used in unnulled 741 type sockets. However, if conventional 741 nulling circuitry is in use, it should be modified or removed to enable proper OP07 operation. OP07 offset voltage may be nulled to zero through use of a potentiometer (see offset nulling circuit diagram).

\section*{PRECISION ABSOLUTE-VALUE CIRCUIT}

The OP07 provides stable operation with load capacitance of up to 500 pF and \(\pm 10 \mathrm{~V}\) swings; larger capacitances should be decoupled with a 50 Q decoupling resistor.

Stray thermoelectric voltages generated by dissimilar metals at the contacts to the input terminals can degrade drift performance. Therefore, best operation will be obtained when both input contacts are maintained at the same temperature, preferably close to the package temperature.
*TO-99 Package only

\section*{OUTLINE DIMENSIONS}

Dimensions shown in inches and (mm).

8-Lead SO DIP
(S-Suffix)


\section*{Revision History}
Location ..... Page
Data Sheet changed from REV. 0 to REV. A.
Edits to FEATURES .....  1
Edits to ORDERING GUIDE .....  1
Edits to PIN CONNECTION drawings .....  1
Edits to ABSOLUTE MAXIMUM RATINGS .....  2
Deleted ELECTRICAL CHARACTERISTICS ..... 2-3
Deleted OP07D Column from ELECTRICAL CHARACTERISTICS ..... 4-5
Edits to TPCs ..... 7-9
Edits to HIGH-SPEED, LOW V \({ }_{\text {OS }}\) COMPOSITE AMPLIFIER .....  9

\section*{C. 2 AD574A Technical Reference}
\(\square\)

\section*{FEATURES}

Complete 12-Bit A/D Converter with Reference and Clock
8- and 16-Bit Microprocessor Bus Interface
Guaranteed Linearity Over Temperature
\(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) - AD574AJ, K, L
\(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}-\) AD574AS, T, U
No Missing Codes Over Temperature
35 us Maximum Conversion Time
Buried Zener Reference for Long-Term Stability and Low Gain T.C. 10 ppm/ \({ }^{\circ} \mathrm{C}\) max AD574AL
\(12.5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) max AD574AU
Ceramic DIP, Plastic DIP or PLCC Package
Available in Higher Speed, Pinout-Compatible Versions ( \(15 \mu \mathrm{~s}\) AD674B, \(80 \mu \mathrm{~s}\) AD774B; \(10 \mu \mathrm{~s}\) (with SHA) AD1674)
Available in Versions Compliant with MIL-STD-883 and JAN OPL

\section*{PRODUCT DESCRIPTION}

The AD574A is a complete 12 -bit successive-approximation analog-to-digital converter with 3 -state output buffer circuitry for direct interface to an 8- or 16 -bit microprocessor bus. A high precision voltage reference and clock are included on-chip, and the circuit guarantees full-rated performance without external circuitry or clock signals.
The AD574A design is implemented using Analog Devices' Bipolar \(/ \mathrm{I}^{2} \mathrm{~L}\) process, and integrates all analog and digital functions on one chip. Offset, linearity and scaling errors are minimized by active laser-trimming of thin-film resistors at the wafer stage. The voltage reference uses an implanted buried Zener for low noise and low drift. On the digital side, \(\mathrm{I}^{2} \mathrm{~L}\) logic is used for the successive-approximation register, control circuitry and 3-state output buffers.

The AD574A is available in six different grades. The AD574AJ, K , and L grades are specified for operation over the \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) temperature range. The AD574AS, T , and U are specified for the \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) range. All grades are available in a 28 -pin hermetically-sealed ceramic DIP. Also, the J, K, and L grades are available in a 28 -pin plastic DIP and PLCC, and the J and K grades are available in ceramic LCC.

The S, T, and U grades in ceramic DIP or LCC are available with optional processing to MIL-STD-883C Class B; the T and U grades are available as JAN QPL. The Analog Devices' Military Products Databook should be consulted for details on /883B testing of the AD574A.
\({ }^{*}\) Protected by U.S. Patent Nos. 3,803,590; 4,213,806; 4,511,413; RE 28,633.
REV. B
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

\section*{BLOCK DIAGRAM AND PIN CONFIGURATION}


\section*{PRODUCT HIGHLIGHTS}
1. The AD574A interfaces to most 8 - or 16 -bit microprocessors. Multiple-mode three-state output buffers connect directly to the data bus while the read and convert commands are taken from the control bus. The 12 bits of output data can be read either as one 12 -bit word or as two 8 -bit bytes (one with 8 data bits, the other with 4 data bits and 4 trailing zeros).
2. The precision, laser-trimmed scaling and bipolar offset resistors provide four calibrated ranges: 0 volts to +10 volts and 0 volts to +20 volts unipolar, -5 volts to +5 volts and -10 volts to +10 volts bipolar. Typical bipolar offset and full-scale calibration errors of \(\pm 0.1 \%\) can be trimmed to zero with one external component each.
3. The internal buried Zener reference is trimmed to 10.00 volts with \(0.2 \%\) maximum error and \(15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) typical T.C. The reference is available externally and can drive up to 1.5 mA beyond the requirements of the reference and bipolar offset resistors.
4. AD674B \((15 \mu \mathrm{~s})\) and \(\mathrm{AD} 774 \mathrm{~B}(8 \mu \mathrm{~s})\) provide higher speed, pin compatibility; AD1674 ( \(10 \mu \mathrm{~s}\) ) includes on-chip SampleHold Amplifier (SHA).

\section*{ unless otherwise noted)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Model} & \multicolumn{3}{|c|}{AD574AJ} & \multicolumn{3}{|c|}{AD574AK} & \multicolumn{3}{|c|}{AD574AL} & \multirow[b]{2}{*}{Units} \\
\hline & Min & Typ & Max & Min & Ty & Max & Min & Ty & Max & \\
\hline RESOLUTION & & & 12 & & & 12 & & & 12 & Bits \\
\hline \begin{tabular}{l}
LINEARITY ERROR @ \(+25^{\circ} \mathrm{C}\) \\
\(\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {MAX }}\)
\end{tabular} & & & \[
\begin{aligned}
& \pm 1 \\
& \pm 1
\end{aligned}
\] & & & \[
\begin{aligned}
& \pm 1 / 2 \\
& \pm 1 / 2
\end{aligned}
\] & & & \[
\begin{aligned}
& \pm 1 / 2 \\
& \pm 1 / 2
\end{aligned}
\] & \[
\begin{aligned}
& \text { LSB } \\
& \text { LSB }
\end{aligned}
\] \\
\hline \begin{tabular}{l}
DIFFERENTIAL LINEARITY ERROR \\
(Minimum Resolution for Which No Missing Codes are Guaranteed) \(\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {MAX }}\)
\end{tabular} & 11 & & & 12 & & & 12 & & & Bits \\
\hline UNIPOLAR OFFSET (Adjustable to Zero) & & & \(\pm 2\) & & & \(\pm 1\) & & & \(\pm 1\) & LSB \\
\hline BIPOLAR OFFSET (Adjustable to Zero) & & & \(\pm 4\) & & & \(\pm 4\) & & & \(\pm 2\) & LSB \\
\hline \begin{tabular}{l}
FULL-SCALE CALIBRATION ERROR \\
(With Fixed \(50 \Omega\) Resistor from REF OUT to REF IN) (Adjustable to Zero)
\end{tabular} & & & 0.25 & & & 0.25 & & & 0.125 & \% of FS \\
\hline TEMPERATURE RANGE & 0 & & +70 & 0 & & +70 & 0 & & +70 & \({ }^{\circ} \mathrm{C}\) \\
\hline \begin{tabular}{l}
TEMPERATURE COEFFICIENTS \\
(Using Internal Reference) \\
\(\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\mathrm{MAX}}\) \\
Unipolar Offset \\
Bipolar Offset \\
Full-Scale Calibration
\end{tabular} & & & \[
\begin{aligned}
& \pm 2(10) \\
& \pm 2(10) \\
& \pm 9(50)
\end{aligned}
\] & & & \[
\begin{aligned}
& \pm 1 \text { (5) } \\
& \pm 1(5) \\
& \pm 5(27)
\end{aligned}
\] & & & \[
\begin{aligned}
& \pm 1(5) \\
& \pm 1(5) \\
& \pm 2(10)
\end{aligned}
\] & \[
\begin{aligned}
& \text { LSB }\left(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\right) \\
& \text { LSB }\left(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\right) \\
& \mathrm{LSB}\left(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\right)
\end{aligned}
\] \\
\hline \begin{tabular}{l}
POWER SUPPLY REJECTION \\
Max Change in Full-Scale Calibration
\[
\begin{aligned}
& \mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V} \pm 1.5 \mathrm{~V} \text { or } 12 \mathrm{~V} \pm 0.6 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{LOGIC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{EE}}=-15 \mathrm{~V} \pm 1.5 \mathrm{~V} \text { or }-12 \mathrm{~V} \pm 0.6 \mathrm{~V}
\end{aligned}
\]
\end{tabular} & & & \[
\begin{aligned}
& \pm 2 \\
& \pm 1 / 2 \\
& \pm 2
\end{aligned}
\] & & & \[
\begin{aligned}
& \pm 1 \\
& \pm 1 / 2 \\
& \pm 1
\end{aligned}
\] & & & \[
\begin{aligned}
& \pm 1 \\
& \pm 1 / 2 \\
& \pm 1
\end{aligned}
\] & \[
\begin{aligned}
& \text { LSB } \\
& \text { LSB } \\
& \text { LSB }
\end{aligned}
\] \\
\hline \begin{tabular}{l}
ANALOG INPUT \\
Input Ranges Bipolar \\
Unipolar \\
Input Impedance 10 Volt Span 20 Volt Span
\end{tabular} & \[
\begin{aligned}
& -5 \\
& -10 \\
& 0 \\
& 0 \\
& 3 \\
& 6
\end{aligned}
\] & \[
\begin{aligned}
& 5 \\
& 10
\end{aligned}
\] & \[
\begin{aligned}
& +5 \\
& +10 \\
& +10 \\
& +20 \\
& 7 \\
& 14
\end{aligned}
\] & \[
\begin{aligned}
& -5 \\
& -10 \\
& 0 \\
& 0 \\
& 3 \\
& 3 \\
& 6
\end{aligned}
\] & \[
\begin{aligned}
& 5 \\
& 10
\end{aligned}
\] & \[
\begin{aligned}
& +5 \\
& +10 \\
& +10 \\
& +20 \\
& 7 \\
& 14
\end{aligned}
\] & \[
\begin{aligned}
& -5 \\
& -10 \\
& 0 \\
& 0 \\
& 3 \\
& 6
\end{aligned}
\] & 5
\[
10
\] & \[
\begin{aligned}
& +5 \\
& +10 \\
& +10 \\
& +20 \\
& 7 \\
& 14
\end{aligned}
\] & \begin{tabular}{l}
Volts \\
Volts \\
Volts \\
Volts \\
\(\mathrm{k} \Omega\) \\
\(\mathrm{k} \Omega\)
\end{tabular} \\
\hline \begin{tabular}{l}
DIGITAL CHARACTERISTICS \({ }^{1}\left(\mathrm{~T}_{\text {MIN }}-\mathrm{T}_{\text {MAX }}\right)\) \\
Inputs \({ }^{2}\left(\mathrm{CE}, \overline{\mathrm{CS}}, \mathrm{R} / \overline{\mathrm{C}}, \mathrm{A}_{0}\right)\) \\
Logic " 1 " Voltage \\
Logic "0" Voltage \\
Current \\
Capacitance \\
Output (DB11-DB0, STS) \\
Logic " 1 " Voltage ( \(\mathrm{I}_{\text {SOURCE }} \leq 500 \mu \mathrm{~A}\) ) \\
Logic " 0 " Voltage ( \(\mathrm{I}_{\text {SINK }} \leq 1.6 \mathrm{~mA}\) ) \\
Leakage (DB11-DB0, High-Z State) \\
Capacitance
\end{tabular} & \[
\begin{aligned}
& +2.0 \\
& -0.5 \\
& -20 \\
& +2.4 \\
& -20
\end{aligned}
\] & 5

5 & \[
\begin{aligned}
& +5.5 \\
& +0.8 \\
& +20 \\
& \\
& +0.4 \\
& +20
\end{aligned}
\] & \[
\begin{aligned}
& +2.0 \\
& -0.5 \\
& -20 \\
& +2.4 \\
& -20
\end{aligned}
\] & 5
5 & \[
\begin{aligned}
& +5.5 \\
& +0.8 \\
& +20 \\
& \\
& +0.4 \\
& +20
\end{aligned}
\] & \[
\begin{aligned}
& +2.0 \\
& -0.5 \\
& -20 \\
& +2.4 \\
& -20
\end{aligned}
\] & 5
5 & \[
\begin{aligned}
& +5.5 \\
& +0.8 \\
& +20 \\
& \\
& +0.4 \\
& +20
\end{aligned}
\] & \begin{tabular}{l}
Volts Volts \(\mu \mathrm{A}\) pF \\
Volts Volts \(\mu \mathrm{A}\) pF
\end{tabular} \\
\hline \begin{tabular}{l}
POWER SUPPLIES \\
Operating Range \\
\(V_{\text {LoGIC }}\) \\
\(\mathrm{V}_{\mathrm{CC}}\) \\
\(\mathrm{V}_{\mathrm{EE}}\) \\
Operating Current \\
\(\mathrm{I}_{\text {LOGIC }}\) \\
\(\mathrm{I}_{\mathrm{CC}}\) \\
\(\mathrm{I}_{\mathrm{EE}}\)
\end{tabular} & \[
\begin{aligned}
& +4.5 \\
& +11.4 \\
& -11.4
\end{aligned}
\] & \[
\begin{aligned}
& 30 \\
& 2 \\
& 18
\end{aligned}
\] & \[
\begin{aligned}
& +5.5 \\
& +16.5 \\
& -16.5 \\
& 40 \\
& 5 \\
& 30
\end{aligned}
\] & \[
\begin{aligned}
& +4.5 \\
& +11.4 \\
& -11.4
\end{aligned}
\] & \[
\begin{aligned}
& 30 \\
& 2 \\
& 18
\end{aligned}
\] & \[
\begin{aligned}
& +5.5 \\
& +16.5 \\
& -16.5 \\
& 40 \\
& 5 \\
& 30
\end{aligned}
\] & \[
\begin{aligned}
& +4.5 \\
& +11.4 \\
& -11.4
\end{aligned}
\] & \[
\begin{aligned}
& 30 \\
& 2 \\
& 18
\end{aligned}
\] & \[
\begin{aligned}
& +5.5 \\
& +16.5 \\
& -16.5 \\
& 40 \\
& 5 \\
& 30
\end{aligned}
\] & \begin{tabular}{l}
Volts \\
Volts \\
Volts \\
mA \\
mA \\
mA
\end{tabular} \\
\hline POWER DISSIPATION & & 390 & 725 & & 390 & 725 & & 390 & 725 & mW \\
\hline \begin{tabular}{l}
INTERNAL REFERENCE VOLTAGE \\
Output Current (Available for External Loads) \({ }^{3}\) (External Load Should not Change During Conversion)
\end{tabular} & 9.98 & 10.0 & \[
\begin{aligned}
& 10.02 \\
& 1.5
\end{aligned}
\] & 9.98 & 10.0 & \[
\begin{aligned}
& 10.02 \\
& 1.5
\end{aligned}
\] & 9.99 & 10.0 & \[
\begin{aligned}
& 10.01 \\
& 1.5
\end{aligned}
\] & Volts mA \\
\hline \begin{tabular}{l}
PACKAGE OPTIONS \({ }^{4}\) \\
Ceramic (D-28) \\
Plastic ( \(\mathrm{N}-28\) ) \\
PLCC ( \(\mathrm{P}-28 \mathrm{~A}\) ) \\
LCC (E-28A)
\end{tabular} & \multicolumn{3}{|c|}{\begin{tabular}{l}
AD574ASD \\
AD574AJN \\
AD574AJP \\
AD574AJE
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{l}
AD574AKD \\
AD574AKN \\
AD574AKP \\
AD574AKE
\end{tabular}} & \multicolumn{3}{|r|}{\[
\begin{aligned}
& \text { AD574ALD } \\
& \text { AD574ALN }
\end{aligned}
\]} & \\
\hline
\end{tabular}

NOTES
\({ }^{1}\) Detailed Timing Specifications appear in the Timing Section.
\({ }^{2} 12 / 8\) Input is not TTL-compatible and must be hard wired to \(V_{\text {LOGIC }}\) or Digital Common.
\({ }^{3}\) The reference should be buffered for operation on \(\pm 12 \mathrm{~V}\) supplies.
\({ }^{4} \mathrm{D}=\) Ceramic DIP; N = Plastic DIP; P = Plastic Leaded Chip Carrier.
Specifications subject to change without notice.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Model} & \multicolumn{3}{|c|}{AD574AS} & \multicolumn{3}{|c|}{AD574AT} & \multicolumn{3}{|c|}{AD574AU} & \multirow[b]{2}{*}{Units} \\
\hline & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & \\
\hline RESOLUTION & & & 12 & & & 12 & & & 12 & Bits \\
\hline \begin{tabular}{l}
LINEARITY ERROR @ \(+25^{\circ} \mathrm{C}\) \\
\(\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {MAX }}\)
\end{tabular} & & & \[
\begin{aligned}
& \pm 1 \\
& \pm 1
\end{aligned}
\] & & & \[
\begin{aligned}
& \pm 1 / 2 \\
& \pm 1
\end{aligned}
\] & & & \[
\begin{aligned}
& \pm 1 / 2 \\
& \pm 1
\end{aligned}
\] & \[
\begin{aligned}
& \text { LSB } \\
& \text { LSB }
\end{aligned}
\] \\
\hline \begin{tabular}{l}
DIFFERENTIAL LINEARITY ERROR \\
(Minimum Resolution for Which No Missing Codes are Guaranteed) \(\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {MAX }}\)
\end{tabular} & 11 & & & 12 & & & 12 & & & Bits \\
\hline UNIPOLAR OFFSET (Adjustable to Zero) & & & \(\pm 2\) & & & \(\pm 1\) & & & \(\pm 1\) & LSB \\
\hline BIPOLAR OFFSET (Adjustable to Zero) & & & \(\pm 4\) & & & \(\pm 4\) & & & \(\pm 2\) & LSB \\
\hline \begin{tabular}{l}
FULL-SCALE CALIBRATION ERROR \\
(With Fixed \(50 \Omega\) Resistor from REF OUT to REF IN) (Adjustable to Zero)
\end{tabular} & & & 0.25 & & & 0.25 & & & 0.125 & \% of FS \\
\hline TEMPERATURE RANGE & -55 & & +125 & -55 & & +125 & -55 & & +125 & \({ }^{\circ} \mathrm{C}\) \\
\hline \begin{tabular}{l}
TEMPERATURE COEFFICIENTS \\
(Using Internal Reference) \\
( \(\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {MAX }}\) ) \\
Unipolar Offset \\
Bipolar Offset \\
Full-Scale Calibration
\end{tabular} & & & \[
\begin{aligned}
& \pm 2(5) \\
& \pm 4(10) \\
& \pm 20(50)
\end{aligned}
\] & & & \[
\begin{aligned}
& \pm 1(2.5) \\
& \pm 2(5) \\
& \pm 10(25)
\end{aligned}
\] & & & \[
\begin{aligned}
& \pm 1(2.5) \\
& \pm 1(2.5) \\
& \pm 5(12.5)
\end{aligned}
\] & \[
\begin{aligned}
& \text { LSB }\left(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\right) \\
& \text { LSB }\left(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\right) \\
& \text { LSB }\left(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\right)
\end{aligned}
\] \\
\hline \begin{tabular}{l}
POWER SUPPLY REJECTION \\
Max Change in Full-Scale Calibration \\
\(\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V} \pm 1.5 \mathrm{~V}\) or \(12 \mathrm{~V} \pm 0.6 \mathrm{~V}\) \\
\(\mathrm{V}_{\text {LOGIC }}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}\) \\
\(\mathrm{V}_{\mathrm{EE}}=-15 \mathrm{~V} \pm 1.5 \mathrm{~V}\) or \(-12 \mathrm{~V} \pm 0.6 \mathrm{~V}\)
\end{tabular} & & & \[
\begin{aligned}
& \pm 2 \\
& \pm 1 / 2 \\
& \pm 2
\end{aligned}
\] & & & \[
\begin{aligned}
& \pm 1 \\
& \pm 1 / 2 \\
& \pm 1
\end{aligned}
\] & & & \[
\begin{aligned}
& \pm 1 \\
& \pm 1 / 2 \\
& \pm 1
\end{aligned}
\] & \[
\begin{aligned}
& \text { LSB } \\
& \text { LSB } \\
& \text { LSB }
\end{aligned}
\] \\
\hline \begin{tabular}{l}
ANALOG INPUT \\
Input Ranges Bipolar \\
Unipolar \\
Input Impedance 10 Volt Span 20 Volt Span
\end{tabular} & \[
\begin{aligned}
& -5 \\
& -10 \\
& 0 \\
& 0 \\
& 3 \\
& 6
\end{aligned}
\] & \[
\begin{aligned}
& 5 \\
& 10
\end{aligned}
\] & \[
\begin{aligned}
& +5 \\
& +10 \\
& +10 \\
& +20 \\
& 7 \\
& 7 \\
& 14
\end{aligned}
\] & \[
\begin{aligned}
& -5 \\
& -10 \\
& 0 \\
& 0 \\
& 3 \\
& 6
\end{aligned}
\] & \[
\begin{aligned}
& 5 \\
& 10
\end{aligned}
\] & \[
\begin{aligned}
& +5 \\
& +10 \\
& +10 \\
& +20 \\
& 7 \\
& 14
\end{aligned}
\] & \[
\begin{aligned}
& -5 \\
& -10 \\
& 0 \\
& 0 \\
& 3 \\
& 6
\end{aligned}
\] & & \[
\begin{aligned}
& +5 \\
& +10 \\
& +10 \\
& +20 \\
& 7 \\
& 7
\end{aligned}
\] & \begin{tabular}{l}
Volts Volts Volts Volts \\
k \(\Omega\) \\
\(\mathrm{k} \Omega\)
\end{tabular} \\
\hline ```
DIGITAL CHARACTERISTICS \({ }^{1}\) ( \(\mathrm{T}_{\text {MIN }}-\mathrm{T}_{\text {MAX }}\) )
    Inputs \({ }^{2}\left(\mathrm{CE}, \overline{\mathrm{CS}}, \mathrm{R} / \overline{\mathrm{C}}, \mathrm{A}_{0}\right.\) )
        Logic "1" Voltage
        Logic "0" Voltage
        Current
        Capacitance
    Output (DB11-DB0, STS)
        Logic " 1 " Voltage ( \(\mathrm{I}_{\text {SOURCE }} \leq 500 \mu \mathrm{~A}\) )
        Logic "0" Voltage ( \(\mathrm{I}_{\text {sink }} \leq 1.6 \mathrm{~mA}\) )
        Leakage (DB11-DB0, High-Z State)
        Capacitance
``` & \[
\begin{aligned}
& +2.0 \\
& -0.5 \\
& -20 \\
& +2.4 \\
& -20
\end{aligned}
\] & 5
5 & \[
\begin{aligned}
& +5.5 \\
& +0.8 \\
& +20 \\
& \\
& +0.4 \\
& +20
\end{aligned}
\] & \[
\begin{aligned}
& +2.0 \\
& -0.5 \\
& -20 \\
& +2.4 \\
& -20
\end{aligned}
\] & 5
5 & \[
\begin{aligned}
& +5.5 \\
& +0.8 \\
& +20 \\
& \\
& +0.4 \\
& +20
\end{aligned}
\] & \[
\begin{aligned}
& +2.0 \\
& -0.5 \\
& -20 \\
& +2.4 \\
& -20
\end{aligned}
\] & 5
5 & \[
\begin{aligned}
& +5.5 \\
& +0.8 \\
& +20
\end{aligned}
\]
\[
+0.4
\]
\[
+20
\] & \begin{tabular}{l}
Volts \\
Volts \\
\(\mu \mathrm{A}\) \\
pF \\
Volts \\
Volts \\
\(\mu \mathrm{A}\) \\
pF
\end{tabular} \\
\hline \begin{tabular}{l}
POWER SUPPLIES \\
Operating Range \\
\(V_{\text {LOGIC }}\) \\
\(\mathrm{V}_{\mathrm{CC}}\) \\
\(\mathrm{V}_{\mathrm{EE}}\) \\
Operating Current \\
\(\mathrm{I}_{\text {LOGIC }}\) \\
\(\mathrm{I}_{\mathrm{CC}}\) \\
\(\mathrm{I}_{\mathrm{EE}}\)
\end{tabular} & \[
\begin{aligned}
& +4.5 \\
& +11.4 \\
& -11.4
\end{aligned}
\] & \[
\begin{aligned}
& 30 \\
& 2 \\
& 18
\end{aligned}
\] & \[
\begin{aligned}
& +5.5 \\
& +16.5 \\
& -16.5 \\
& 40 \\
& 5 \\
& 30
\end{aligned}
\] & \[
\begin{aligned}
& +4.5 \\
& +11.4 \\
& -11.4
\end{aligned}
\] & \[
\begin{aligned}
& 30 \\
& 2 \\
& 18
\end{aligned}
\] & \[
\begin{aligned}
& +5.5 \\
& +16.5 \\
& -16.5 \\
& 40 \\
& 5 \\
& 30
\end{aligned}
\] & \[
\begin{aligned}
& +4.5 \\
& +11.4 \\
& -11.4
\end{aligned}
\] & \[
\begin{aligned}
& 30 \\
& 2 \\
& 18
\end{aligned}
\] & \[
\begin{aligned}
& +5.5 \\
& +16.5 \\
& -16.5 \\
& 40 \\
& 5 \\
& 30
\end{aligned}
\] & \begin{tabular}{l}
Volts \\
Volts \\
Volts \\
mA \\
mA \\
mA
\end{tabular} \\
\hline POWER DISSIPATION & & 390 & 725 & & 390 & 725 & & 390 & 725 & mW \\
\hline \begin{tabular}{l}
INTERNAL REFERENCE VOLTAGE \\
Output Current (Available for External Loads) \({ }^{3}\) (External Load Should not Change During Conversion)
\end{tabular} & 9.98 & & \[
\begin{aligned}
& 10.02 \\
& 1.5
\end{aligned}
\] & 9.98 & & \[
\begin{aligned}
& 10.02 \\
& 1.5
\end{aligned}
\] & 9.99 & & \[
\begin{aligned}
& 10.01 \\
& 1.5
\end{aligned}
\] & Volts mA \\
\hline \begin{tabular}{l}
PACKAGE OPTION \({ }^{4}\) \\
Ceramic (D-28)
\end{tabular} & \multicolumn{3}{|r|}{AD574ASD} & \multicolumn{3}{|r|}{AD574ATD} & \multicolumn{3}{|r|}{AD574AUD} & \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) Detailed Timing Specifications appear in the Timing Section.
\({ }^{2} 12 / \overline{8}\) Input is not TTL-compatible and must be hard wired to \(\mathrm{V}_{\text {LoGIC }}\) or Digital Common.
\({ }^{3}\) The reference should be buffered for operation on \(\pm 12 \mathrm{~V}\) supplies.
\({ }^{4}\) D \(=\) Ceramic DIP.
Specifications subject to change without notice.


AD574A Block Diagram and Pin Configuration

\section*{ABSOLUTE MAXIMUM RATINGS*}
(Specifications apply to all grades, except where noted)
\(\mathrm{V}_{\mathrm{CC}}\) to Digital Common ..................... . . 0 V to +16.5 V
\(\mathrm{V}_{\mathrm{EE}}\) to Digital Common . . . . . . . . . . . . . . . . . . . . 0 V to -16.5 V
\(\mathrm{V}_{\text {LOGIC }}\) to Digital Common . . . . . . . . . . . . . . . . . . . 0 V to +7 V
Analog Common to Digital Common . . . . . . . . . . . . . . . \(\pm 1 \mathrm{~V}\)
Control Inputs (CE, \(\overline{\mathrm{CS}}, \mathrm{A}_{\mathrm{O}} 12 / \overline{8}, \mathrm{R} / \overline{\mathrm{C}}\) ) to
Digital Common .............. -0.5 V to \(\mathrm{V}_{\text {LOGIC }}+0.5 \mathrm{~V}\)
Analog Inputs (REF IN, BIP OFF, \(10 \mathrm{~V}_{\text {IN }}\) ) to
Analog Common .............................. . . \(\mathrm{V}_{\mathrm{EE}}\) to \(\mathrm{V}_{\mathrm{CC}}\)
\(20 \mathrm{~V}_{\text {In }}\) to Analog Common ........................... \(\pm 24 \mathrm{~V}\)
REF OUT Indefinite Short to Common Momentary Short to \(\mathrm{V}_{\mathrm{CC}}\)

Chip Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(175^{\circ} \mathrm{C}\)
Power Dissipation .............................. . . . . . . . 825 mW
Lead Temperature (Soldering, 10 sec ). .............. \(+300^{\circ} \mathrm{C}\)
Storage Temperature (Ceramic) . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
(Plastic) . . . . . . . . . . . . . . . . . . . . . . . . . . \(-25^{\circ} \mathrm{C}\) to \(+100^{\circ} \mathrm{C}\)
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\section*{ORDERING GUIDE}
\begin{tabular}{|c|c|c|c|c|}
\hline Model \({ }^{1}\) & Temperature Range & \begin{tabular}{l}
Linearity Error \\
Max ( \(\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\mathrm{MAX}}\) )
\end{tabular} & Resolution No Missing Codes ( \(\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {MAX }}\) ) & \begin{tabular}{l}
Max \\
Full Scale \\
T.C. (ppm \(/{ }^{\circ} \mathrm{C}\) )
\end{tabular} \\
\hline AD574AJ(X) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1\) LSB & 11 Bits & 50.0 \\
\hline AD574AK(X) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) LSB & 12 Bits & 27.0 \\
\hline AD574AL(X) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) LSB & 12 Bits & 10.0 \\
\hline AD574AS(X) \({ }^{2}\) & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1\) LSB & 11 Bits & 50.0 \\
\hline AD574AT(X) \({ }^{2}\) & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1\) LSB & 12 Bits & 25.0 \\
\hline AD574AU(X) \({ }^{2}\) & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1\) LSB & 12 Bits & 12.5 \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1} \mathrm{X}=\) Package designator. Available packages are: D (D-28) for all grades. \(\mathrm{E}(\mathrm{E}-28 \mathrm{~A})\) for J and K grades and /883B processed S , T and U grades. N (N-28) for J, K, and L grades. P (P-28A) for PLCC in J, K grades. Example: AD574AKN is K grade in plastic DIP. \({ }^{2}\) For details on grade and package offerings screened in accordance with MIL-STD-883, refer to Analog Devices Military Products Databook.

\section*{THE AD574A OFFERS GUARANTEED MAXIMUM LINEARITY ERROR OVER THE FULL OPERATING TEMPERATURE RANGE}

\section*{DEFINITIONS OF SPECIFICATIONS}

\section*{LINEARITY ERROR}

Linearity error refers to the deviation of each individual code from a line drawn from "zero" through "full scale". The point used as "zero" occurs \(1 / 2\) LSB ( 1.22 mV for 10 volt span) before the first code transition (all zeros to only the LSB "on"). "Full scale" is defined as a level \(11 / 2\) LSB beyond the last code transition (to all ones). The deviation of a code from the true straight line is measured from the middle of each particular code.

The AD574AK, L, T, and U grades are guaranteed for maximum nonlinearity of \(\pm 1 / 2\) LSB. For these grades, this means that an analog value which falls exactly in the center of a given code width will result in the correct digital output code. Values nearer the upper or lower transition of the code width may produce the next upper or lower digital output code. The AD574AJ and S grades are guaranteed to \(\pm 1\) LSB max error. For these grades, an analog value which falls within a given code width will result in either the correct code for that region or either adjacent one.
Note that the linearity error is not user-adjustable.

\section*{DIFFERENTIAL LINEARITY ERROR (NO MISSING CODES)}

A specification which guarantees no missing codes requires that every code combination appear in a monotonic increasing sequence as the analog input level is increased. Thus every code must have a finite width. For the AD574AK, L, T, and U grades, which guarantee no missing codes to 12 -bit resolution, all 4096 codes must be present over the entire operating temperature ranges. The AD574AJ and S grades guarantee no missing codes to 11-bit resolution over temperature; this means that all code combinations of the upper 11 bits must be present; in practice very few of the 12 -bit codes are missing.

\section*{UNIPOLAR OFFSET}

The first transition should occur at a level 1/2 LSB above analog common. Unipolar offset is defined as the deviation of the actual transition from that point. This offset can be adjusted as discussed on the following two pages. The unipolar offset temperature coefficient specifies the maximum change of the transition point over temperature, with or without external adjustment.

\section*{BIPOLAR OFFSET}

In the bipolar mode the major carry transition (0111 11111111 to 100000000000 ) should occur for an analog value \(1 / 2\) LSB below analog common. The bipolar offset error and temperature coefficient specify the initial deviation and maximum change in the error over temperature.

\section*{QUANTIZATION UNCERTAINTY}

Analog-to-digital converters exhibit an inherent quantization uncertainty of \(\pm 1 / 2\) LSB. This uncertainty is a fundamental characteristic of the quantization process and cannot be reduced for a converter of given resolution.

\section*{LEFT-JUSTIFIED DATA}

The data format used in the AD574A is left-justified. This means that the data represents the analog input as a fraction of full-scale, ranging from 0 to \(\frac{4095}{4096}\). This implies a binary point to the left of the MSB.

\section*{FULL-SCALE CALIBRATION ERROR}

The last transition (from 111111111110 to 11111111 1111) should occur for an analog value \(11 / 2\) LSB below the nominal full scale ( 9.9963 volts for 10.000 volts full scale). The full-scale calibration error is the deviation of the actual level at the last transition from the ideal level. This error, which is typically \(0.05 \%\) to \(0.1 \%\) of full scale, can be trimmed out as shown in Figures 3 and 4.

\section*{TEMPERATURE COEFFICIENTS}

The temperature coefficients for full-scale calibration, unipolar offset, and bipolar offset specify the maximum change from the initial \(\left(25^{\circ} \mathrm{C}\right)\) value to the value at \(\mathrm{T}_{\mathrm{MIN}}\) or \(\mathrm{T}_{\mathrm{MAX}}\).

\section*{POWER SUPPLY REJECTION}

The standard specifications for the AD574A assume use of +5.00 V and \(\pm 15.00 \mathrm{~V}\) or \(\pm 12.00 \mathrm{~V}\) supplies. The only effect of power supply error on the performance of the device will be a small change in the full-scale calibration. This will result in a linear change in all lower order codes. The specifications show the maximum full-scale change from the initial value with the supplies at the various limits.

\section*{CODE WIDTH}

A fundamental quantity for \(A / D\) converter specifications is the code width. This is defined as the range of analog input values for which a given digital output code will occur. The nominal value of a code width is equivalent to 1 least significant bit (LSB) of the full-scale range or 2.44 mV out of 10 volts for a 12-bit ADC.

\section*{AD574A}

\section*{CIRCUIT OPERATION}

The AD574A is a complete 12-bit A/D converter which requires no external components to provide the complete successiveapproximation analog-to-digital conversion function. A block diagram of the AD574A is shown in Figure 1.


Figure 1. Block Diagram of AD574A 12-Bit A-to-D Converter
When the control section is commanded to initiate a conversion (as described later), it enables the clock and resets the successiveapproximation register (SAR) to all zeros. Once a conversion cycle has begun, it cannot be stopped or restarted and data is not available from the output buffers. The SAR, timed by the clock, will sequence through the conversion cycle and return an end-of-convert flag to the control section. The control section will then disable the clock, bring the output status flag low, and enable control functions to allow data read functions by external command.
During the conversion cycle, the internal 12-bit current output DAC is sequenced by the SAR from the most significant bit (MSB) to least significant bit (LSB) to provide an output current which accurately balances the input signal current through the \(5 \mathrm{k} \Omega\) (or \(10 \mathrm{k} \Omega\) ) input resistor. The comparator determines whether the addition of each successively-weighted bit current causes the DAC current sum to be greater or less than the input current; if the sum is less, the bit is left on; if more, the bit is turned off. After testing all the bits, the SAR contains a 12 -bit binary code which accurately represents the input signal to within \(\pm 1 / 2\) LSB.
The temperature-compensated buried Zener reference provides the primary voltage reference to the DAC and guarantees excellent stability with both time and temperature. The reference is trimmed to 10.00 volts \(\pm 0.2 \%\); it can supply up to 1.5 mA to an external load in addition to the requirements of the reference input resistor ( 0.5 mA ) and bipolar offset resistor ( 1 mA ) when the AD574A is powered from \(\pm 15 \mathrm{~V}\) supplies. If the AD 574 A is used with \(\pm 12 \mathrm{~V}\) supplies, or if external current must be supplied over the full temperature range, an external buffer amplifier is recommended. Any external load on the AD574A reference must remain constant during conversion. The thin-film application resistors are trimmed to match the full-scale output current of the DAC. There are two \(5 \mathrm{k} \Omega\) input scaling resistors to allow either a 10 volt or 20 volt span. The \(10 \mathrm{k} \Omega\) bipolar offset resistor is grounded for unipolar operation and connected to the 10 volt reference for bipolar operation.

\section*{DRIVING THE AD574 ANALOG INPUT}

The internal circuitry of the AD574 dictates that its analog input be driven by a low source impedance. Voltage changes at the current summing node of the internal comparator result in abrupt modulations of the current at the analog input. For accurate 12 -bit conversions the driving source must be capable of holding a constant output voltage under these dynamically changing load conditions.


Figure 2. Op Amp - AD574A Interface
The output impedance of an op amp has an open-loop value which, in a closed loop, is divided by the loop gain available at the frequency of interest. The amplifier should have acceptable loop gain at 500 kHz for use with the AD574A. To check whether the output properties of a signal source are suitable, monitor the AD574's input with an oscilloscope while a conversion is in progress. Each of the 12 disturbances should subside in \(1 \mu\) or less.
For applications involving the use of a sample-and-hold amplifier, the AD585 is recommended. The AD711 or AD544 op amps are recommended for dc applications.

\section*{SAMPLE-AND-HOLD AMPLIFIERS}

Although the conversion time of the AD 574 A is a maximum of \(35 \mu \mathrm{~s}\), to achieve accurate 12 -bit conversions of frequencies greater than a few Hz requires the use of a sample-and-hold amplifier (SHA). If the voltage of the analog input signal driving the AD574A changes by more than \(1 / 2\) LSB over the time interval needed to make a conversion, then the input requires a SHA.
The AD585 is a high linearity SHA capable of directly driving the analog input of the AD574A. The AD585's fast acquisition time, low aperture and low aperture jitter are ideally suited for high-speed data acquisition systems. Consider the AD574A converter with a \(35 \mu\) s conversion time and an input signal of 10 V p-p: the maximum frequency which may be applied to achieve rated accuracy is 1.5 Hz . However, with the addition of an AD 585 , as shown in Figure 3, the maximum frequency increases to 26 kHz .
The AD585's low output impedance, fast-loop response, and low droop maintain 12-bits of accuracy under the changing load conditions that occur during a conversion, making it suitable for use in high accuracy conversion systems. Many other SHAs cannot achieve 12-bits of accuracy and can thus compromise a system. The AD585 is recommended for AD574A applications requiring a sample and hold.
An alternate approach is to use the AD1674, which combines the ADC and SHA on one chip, with a total throughput time of \(10 \mu \mathrm{~s}\).


Figure 3. AD574A with AD585 Sample and Hold

\section*{SUPPLY DECOUPLING AND LAYOUT}

\section*{CONSIDERATIONS}

It is critically important that the AD574A power supplies be filtered, well regulated, and free from high frequency noise. Use of noisy supplies will cause unstable output codes. Switching power supplies are not recommended for circuits attempting to achieve 12-bit accuracy unless great care is used in filtering any switching spikes present in the output. Remember that a few millivolts of noise represents several counts of error in a 12-bit ADC.
Decoupling capacitors should be used on all power supply pins; the +5 V supply decoupling capacitor should be connected directly from Pin 1 to Pin 15 (digital common) and the \(+\mathrm{V}_{\mathrm{CC}}\) and \(-V_{\text {EE }}\) pins should be decoupled directly to analog common (Pin 9). A suitable decoupling capacitor is a \(4.7 \mu \mathrm{~F}\) tantalum type in parallel with a \(0.1 \mu \mathrm{~F}\) disc ceramic type.
Circuit layout should attempt to locate the AD574A, associated analog input circuitry, and interconnections as far as possible from logic circuitry. For this reason, the use of wire-wrap circuit construction is not recommended. Careful printed circuit construction is preferred.

\section*{GROUNDING CONSIDERATIONS}

The analog common at Pin 9 is the ground reference point for the internal reference and is thus the "high quality" ground for the AD574A; it should be connected directly to the analog reference point of the system. In order to achieve all of the high accuracy performance available from the AD574A in an environment of high digital noise content, the analog and digital commons should be connected together at the package. In some situations, the digital common at Pin 15 can be connected to the most convenient ground reference point; analog power return is preferred.

\section*{UNIPOLAR RANGE CONNECTIONS FOR THE AD574A}

The AD574A contains all the active components required to perform a complete 12-bit A/D conversion. Thus, for most situations, all that is necessary is connection of the power supplies ( \(+5 \mathrm{~V},+12 \mathrm{~V} /+15 \mathrm{~V}\) and \(-12 \mathrm{~V} /-15 \mathrm{~V}\) ), the analog input, and the conversion initiation command, as discussed on the next
page. Analog input connections and calibration are easily accomplished; the unipolar operating mode is shown in Figure 4.


Figure 4. Unipolar Input Connections
All of the thin-film application resistors of the AD574A are trimmed for absolute calibration. Therefore, in many applications, no calibration trimming will be required. The absolute accuracy for each grade is given in the specification tables. For example, if no trims are used, the AD574AK guarantees \(\pm 1\) LSB max zero offset error and \(\pm 0.25 \%\) ( 10 LSB) max full-scale error. (Typical full-scale error is \(\pm 2\) LSB.) If the offset trim is not required, Pin 12 can be connected directly to Pin 9; the two resistors and trimmer for Pin 12 are then not needed. If the full-scale trim is not needed, a \(50 \Omega \pm 1 \%\) metal film resistor should be connected between Pin 8 and Pin 10.
The analog input is connected between Pin 13 and Pin 9 for a 0 V to +10 V input range, between 14 and \(\operatorname{Pin} 9\) for a 0 V to +20 V input range. The AD574A easily accommodates an input signal beyond the supplies. For the 10 volt span input, the LSB has a nominal value of 2.44 mV ; for the 20 volt span, 4.88 mV . If a 10.24 V range is desired (nominal \(2.5 \mathrm{mV} / \mathrm{bit}\) ), the gain trimmer (R2) should be replaced by a \(50 \Omega\) resistor, and a \(200 \Omega\) trimmer inserted in series with the analog input to Pin 13 for a full-scale range of \(20.48 \mathrm{~V}(5 \mathrm{mV} / \mathrm{bit})\), use a \(500 \Omega\) trimmer into Pin 14. The gain trim described below is now done with these trimmers. The nominal input impedance into Pin 13 is \(5 \mathrm{k} \Omega\), and \(10 \mathrm{k} \Omega\) into \(\operatorname{Pin} 14\).

\section*{UNIPOLAR CALIBRATION}

The AD574A is intended to have a nominal \(1 / 2\) LSB offset so that the exact analog input for a given code will be in the middle of that code (halfway between the transitions to the codes above and below it). Thus, the first transition (from 000000000000 to 000000000001 ) will occur for an input level of \(+1 / 2\) LSB ( 1.22 mV for 10 V range).
If Pin 12 is connected to Pin 9 , the unit will behave in this manner, within specifications. If the offset trim (R1) is used, it should be trimmed as above, although a different offset can be set for a particular system requirement. This circuit will give approximately \(\pm 15 \mathrm{mV}\) of offset trim range.

\section*{AD574A}

The full-scale trim is done by applying a signal \(11 / 2\) LSB below the nominal full scale ( 9.9963 for a 10 V range). Trim R2 to give the last transition ( 111111111110 to 111111111111 ).

\section*{BIPOLAR OPERATION}

The connections for bipolar ranges are shown in Figure 5. Again, as for the unipolar ranges, if the offset and gain specifications are sufficient, one or both of the trimmers shown can be replaced by a \(50 \Omega \pm 1 \%\) fixed resistor. Bipolar calibration is similar to unipolar calibration. First, a signal \(1 / 2\) LSB above negative full scale ( -4.9988 V for the \(\pm 5 \mathrm{~V}\) range) is applied and R1 is trimmed to give the first transition ( 000000000000 to 000000000001 ). Then a signal \(11 / 2\) LSB below positive full scale ( +4.9963 V the \(\pm 5 \mathrm{~V}\) range) is applied and R 2 trimmed to give the last transition (111111111110 to 111111111111 ).


Figure 5. Bipolar Input Connections

\section*{CONTROL LOGIC}

The AD574A contains on-chip logic to provide conversion initiation and data read operations from signals commonly available in microprocessor systems. Figure 6 shows the internal logic circuitry of the AD574A.
The control signals \(\mathrm{CE}, \overline{\mathrm{CS}}\), and \(\mathrm{R} / \overline{\mathrm{C}}\) control the operation of the converter. The state of \(\mathrm{R} / \overline{\mathrm{C}}\) when CE and \(\overline{\mathrm{CS}}\) are both asserted determines whether a data read \((R / \bar{C}=1)\) or a convert \((\mathrm{R} / \overline{\mathrm{C}}=0)\) is in progress. The register control inputs \(\mathrm{A}_{\mathrm{O}}\) and \(12 / 8\) control conversion length and data format. The \(\mathrm{A}_{\mathrm{O}}\) line is usually tied to the least significant bit of the address bus. If a conversion is started with \(\mathrm{A}_{\mathrm{O}}\) low, a full 12-bit conversion cycle is initiated. If \(\mathrm{A}_{\mathrm{O}}\) is high during a convert start, a shorter 8 -bit conversion cycle results. During data read operations, \(\mathrm{A}_{\mathrm{O}}\) determines whether the three-state buffers containing the 8 MSBs of the conversion result ( \(\mathrm{A}_{\mathrm{O}}=0\) ) or the \(4 \mathrm{LSBs}\left(\mathrm{A}_{\mathrm{O}}=1\right)\) are enabled. The \(12 / \overline{8}\) pin determines whether the output data is to be organized as two 8 -bit words ( \(12 / \overline{8}\) tied to DIGITAL COMMON) or a single 12-bit word ( \(12 / \overline{8}\) tied to \(\mathrm{V}_{\text {LOGIC }}\) ). The \(12 / \overline{8}\) pin is not TTL-compatible and must be hard-wired to either \(\mathrm{V}_{\text {LOGIC }}\) or DIGITAL COMMON. In the 8 -bit mode, the byte addressed when \(\mathrm{A}_{\mathrm{O}}\) is high contains the 4 LSBs from the conversion followed by four trailing zeroes. This organization allows the data lines to be overlapped for direct interface to 8 -bit buses without the need for external three-state buffers.
It is not recommended that \(\mathrm{A}_{\mathrm{O}}\) change state during a data read operation. Asymmetrical enable and disable times of the three-state buffers could cause internal bus contention resulting in potential damage to the AD574A.


NOTE 1: WHEN \(\overline{\text { START }} \overline{\text { CONVERT GOES LOW, THE EOC (END OF CONVERSION) SIGNALS GO LOW. }}\) EOC8 RETURNS HIGH AFTER AN 8-BIT CONVERSION CYCLE IS COMPLETE, AND EOC12 RETURNS HIGH WHEN ALL 12-BITS HAVE BEEN CONVERTED. THE EOC SIGNALS PREVENT DATA FROM BEING READ DURING CONVERSIONS.

NOTE 2: \(12 / 8\) IS NOT A TTL-COMPATABLE INPUT AND SHOULD ALWAYS BE WIRED DIRECTLY TO \(V_{\text {Logic }}\) OR DIGITAL COMMON.

Figure 6. AD574A Control Logic
An output signal, STS, indicates the status of the converter. STS goes high at the beginning of a conversion and returns low when the conversion cycle is complete.

Table I. AD574A Truth Table
\begin{tabular}{l|l|l|l|l|l}
\hline \(\mathbf{C E}\) & \(\overline{\mathbf{C S}}\) & \(\mathbf{R} / \overline{\mathbf{C}}\) & \(\mathbf{1 2 / \overline { \mathbf { 8 } }}\) & \(\mathbf{A}_{\mathbf{o}}\) & Operation \\
\hline 0 & X & X & X & X & None \\
X & 1 & X & X & X & None \\
1 & 0 & 0 & X & 0 & Initiate 12-Bit Conversion \\
1 & 0 & 0 & X & 1 & Initiate 8-Bit Conversion \\
1 & 0 & 1 & Pin 1 & X & Enable 12-Bit Parallel Output \\
1 & 0 & 1 & \(\operatorname{Pin} 15\) & 0 & Enable 8 Most Significant Bits \\
1 & 0 & 1 & Pin 15 & 1 & Enable 4 LSBs + 4 Trailing Zeroes \\
\hline
\end{tabular}

\section*{TIMING}

The AD574A is easily interfaced to a wide variety of microprocessors and other digital systems. The following discussion of the timing requirements of the AD574A control signals should provide the system designer with useful insight into the operation of the device.

Table II. Convert Start Timing-Full Control Mode
\begin{tabular}{l|l|lll|l}
\hline Symbol & Parameter & Min & Typ & Max & Units \\
\hline \(\mathrm{t}_{\mathrm{DSC}}\) & STS Delay from CE & & & 400 & ns \\
\(\mathrm{t}_{\mathrm{HEC}}\) & CE Pulse Width & 300 & & & ns \\
\(\mathrm{t}_{\mathrm{SSC}}\) & \(\overline{\mathrm{CS}}\) to CE Setup & 300 & & & ns \\
\(\mathrm{t}_{\mathrm{HSC}}\) & \(\overline{\mathrm{CS}}\) Low During CE High & 200 & & ns \\
\(\mathrm{t}_{\mathrm{SRC}}\) & \(\mathrm{R} / \overline{\mathrm{C}}\) to CE Setup & 250 & & ns \\
\(\mathrm{t}_{\mathrm{HRC}}\) & \(\mathrm{R} / \overline{\mathrm{C}}\) Low During CE High & 200 & & ns \\
\(\mathrm{t}_{\mathrm{SAC}}\) & \(\mathrm{A}_{\mathrm{O}}\) to CE Setup & 0 & & ns \\
\(\mathrm{t}_{\mathrm{HAC}}\) & \(\mathrm{A}_{\mathrm{O}}\) Valid During CE High & 300 & & ns \\
\(\mathrm{t}_{\mathrm{C}}\) & Conversion Time \(^{\text {8-Bit Cycle }}\) & & & \\
& 12-Bit Cycle & 10 & 24 & \(\mu \mathrm{~s}\) \\
& & 15 & 35 & \(\mu \mathrm{~s}\) \\
\hline
\end{tabular}

Figure 7 shows a complete timing diagram for the AD574A convert start operation. \(\mathrm{R} / \overline{\mathrm{C}}\) should be low before both CE and \(\overline{\mathrm{CS}}\) are asserted; if \(\mathrm{R} \overline{\mathrm{C}}\) is high, a read operation will momentarily occur, possibly resulting in system bus contention. Either CE or \(\overline{\mathrm{CS}}\) may be used to initiate a conversion; however, use of CE is recommended since it includes one less propagation delay than \(\overline{\mathrm{CS}}\) and is the faster input. In Figure 7, CE is used to initiate the conversion.


Figure 7. Convert Start Timing
Once a conversion is started and the STS line goes high, convert start commands will be ignored until the conversion cycle is complete. The output data buffers cannot be enabled during conversion.

Figure 8 shows the timing for data read operations. During data read operations, access time is measured from the point where CE and \(\mathrm{R} / \overline{\mathrm{C}}\) both are high (assuming \(\overline{\mathrm{CS}}\) is already low). If \(\overline{\mathrm{CS}}\) is used to enable the device, access time is extended by 100 ns .


Figure 8. Read Cycle Timing
In the 8 -bit bus interface mode ( \(12 / \overline{8}\) input wired to DIGITAL COMMON), the address bit, \(A_{0}\), must be stable at least 150 ns prior to \(\overline{\mathrm{CE}}\) going high and must remain stable during the entire read cycle. If \(\mathrm{A}_{\mathrm{O}}\) is allowed to change, damage to the AD574A output buffers may result.

Table III. Read Timing-Full Control Mode
\begin{tabular}{|c|c|c|c|c|c|}
\hline Symbol & Parameter & Min & Typ & Max & Units \\
\hline \(\mathrm{t}_{\mathrm{DD}}{ }^{1}\) & Access Time (from CE) & & & 200 & ns \\
\hline \(\mathrm{t}_{\mathrm{HD}}\) & Data Valid After CE Low & 25 & & & ns \\
\hline \(\mathrm{t}_{\mathrm{HL}}{ }^{2}\) & Output Float Delay & & & 100 & ns \\
\hline \(\mathrm{t}_{\text {SSR }}\) & \(\overline{\mathrm{CS}}\) to CE Setup & 150 & & & ns \\
\hline \(\mathrm{t}_{\text {SRR }}\) & \(\mathrm{R} / \overline{\mathrm{C}}\) to CE Setup & 0 & & & ns \\
\hline \(\mathrm{t}_{\text {SAR }}\) & \(\mathrm{A}_{0}\) to CE Setup & 150 & & & ns \\
\hline \(\mathrm{t}_{\text {HSR }}\) & \(\overline{\text { CS }}\) Valid After CE Low & 50 & & & ns \\
\hline \(\mathrm{t}_{\text {HRR }}\) & R/ \(\overline{\mathrm{C}}\) High After CE Low & 0 & & & ns \\
\hline \(\mathrm{t}_{\text {HAR }}\) & \(\mathrm{A}_{\mathrm{O}}\) Valid After CE Low & 50 & & & ns \\
\hline
\end{tabular}

NOTES
\({ }^{1} t_{\text {DD }}\) is measured with the load circuit of Figure 9 and defined as the time required for an output to cross 0.4 V or 2.4 V .
\({ }^{2} \mathrm{t}_{\mathrm{HL}}\) is defined as the time required for the data lines to change 0.5 V when loaded with the circuit of Figure 10.

a. High-Z to Logic 1 b. High-Z to Logic 0

Figure 9. Load Circuit for Access Time Test


a. Logic 1 to High-Z b. Logic 0 to High-Z

Figure 10. Load Circuit for Output Float Delay Test

\section*{"STAND-ALONE" OPERATION}

The AD574A can be used in a "stand-alone" mode, which is useful in systems with dedicated input ports available and thus not requiring full bus interface capability.
In this mode, CE and \(12 / \overline{8}\) are wired high, \(\overline{\mathrm{CS}}\) and \(\mathrm{A}_{\mathrm{O}}\) are wired low, and conversion is controlled by \(\mathrm{R} / \overline{\mathrm{C}}\). The three-state buffers are enabled when \(\mathrm{R} / \overline{\mathrm{C}}\) is high and a conversion starts when \(\mathrm{R} / \overline{\mathrm{C}}\) goes low. This allows two possible control signals-a high pulse or a low pulse. Operation with a low pulse is shown in Figure 11. In this case, the outputs are forced into the high impedance state in response to the falling edge of \(R \overline{\mathrm{C}}\) and return


Figure 11. Low Pulse for \(R \bar{C}\) —Outputs Enabled After Conversion

\section*{AD574A}
to valid logic levels after the conversion cycle is completed. The STS line goes high 600 ns after \(\mathrm{R} / \overline{\mathrm{C}}\) goes low and returns low 300 ns after data is valid.

If conversion is initiated by a high pulse as shown in Figure 12, the data lines are enabled during the time when \(\mathrm{R} / \overline{\mathrm{C}}\) is high. The falling edge of \(\mathrm{R} / \overline{\mathrm{C}}\) starts the next conversion, and the data lines return to three-state (and remain three-state) until the next high pulse of \(R / \bar{C}\).


Figure 12. High Pulse for \(R / \bar{C}\) —Outputs Enabled While \(R / \bar{C}\) High, Otherwise High-Z

Table IV. Stand-Alone Mode Timing
\begin{tabular}{l|l|lcl|l}
\hline Symbol & Parameter & Min & Typ & Max & Units \\
\hline \(\mathrm{t}_{\mathrm{HRL}}\) & Low R/ \(\overline{\mathrm{C}}\) Pulse Width & 250 & & ns \\
\(\mathrm{t}_{\mathrm{DS}}\) & STS Delay from R/ \(/ \overline{\mathrm{C}}\) & & 600 & ns \\
\(\mathrm{t}_{\mathrm{HDR}}\) & Data Valid After R/C Low & 25 & & ns \\
\(\mathrm{t}_{\mathrm{HL}}\) & Output Float Delay & & 150 & ns \\
\(\mathrm{t}_{\mathrm{HS}}\) & STS Delay After Data Valid & 300 & 1000 & ns \\
\(\mathrm{t}_{\mathrm{HRH}}\) & High R/ \(\overline{\mathrm{C}}\) Pulse Width & 300 & & ns \\
\(\mathrm{t}_{\text {DDR }}\) & Data Access Time & & 250 & ns \\
\hline
\end{tabular}

Usually the low pulse for \(\mathrm{R} / \overline{\mathrm{C}}\) stand-alone mode will be used. Figure 13 illustrates a typical stand-alone configuration for 8086 type processors. The addition of the \(74 \mathrm{~F} / \mathrm{S} 374\) latches improves bus access/release times and helps minimize digital feedthrough to the analog portion of the converter.


Figure 13. 8086 Stand-Alone Configuration

\section*{INTERFACING THE AD574A TO MICROPROCESSORS}

The control logic of the AD574A makes direct connection to most microprocessor system buses possible. While it is impossible to describe the details of the interface connections for every microprocessor type, several representative examples will be described here.

\section*{GENERAL A/D CONVERTER INTERFACE CONSIDERATIONS}

A typical A/D converter interface routine involves several operations. First, a write to the ADC address initiates a conversion. The processor must then wait for the conversion cycle to complete, since most ADCs take longer than one instruction cycle to complete a conversion. Valid data can, of course, only be read after the conversion is complete. The AD574A provides an output signal (STS) which indicates when a conversion is in progress. This signal can be polled by the processor by reading it through an external three-state buffer (or other input port). The STS signal can also be used to generate an interrupt upon completion of conversion, if the system timing requirements are critical (bear in mind that the maximum conversion time of the AD574A is only 35 microseconds) and the processor has other tasks to perform during the ADC conversion cycle. Another possible time-out method is to assume that the ADC will take 35 microseconds to convert, and insert a sufficient number of "do-nothing" instructions to ensure that 35 microseconds of processor time is consumed.
Once it is established that the conversion is finished, the data can be read. In the case of an ADC of 8-bit resolution (or less), a single data read operation is sufficient. In the case of converters with more data bits than are available on the bus, a choice of data formats is required, and multiple read operations are needed. The AD574A includes internal logic to permit direct interface to 8 -bit or 16 -bit data buses, selected by connection of the \(12 / 8\) input. In 16-bit bus applications ( \(12 / \overline{8}\) high) the data lines (DB11 through DB0) may be connected to either the 12 most significant or 12 least significant bits of the data bus. The remaining four bits should be masked in software. The interface to an 8 -bit data bus ( \(12 / 8\) low) is done in a left-justified format. The even address (A0 low) contains the 8 MSBs (DB11 through DB4). The odd address (A0 high) contains the 4 LSBs (DB3 through DB0) in the upper half of the byte, followed by four trailing zeroes, thus eliminating bit masking instructions.

It is not possible to rearrange the AD574A data lines for right justified 8-bit bus interface.


Figure 14. AD574A Data Format for 8-Bit Bus

\section*{SPECIFIC PROCESSOR INTERFACE EXAMPLES}

\section*{Z-80 System Interface}

The AD574A may be interfaced to the Z-80 processor in an I/O or memory mapped configuration. Figure 15 illustrates an I/O or mapped configuration. The Z-80 uses address lines A0-A7 to decode the I/O port address.

An interesting feature of the Z-80 is that during I/O operations a single wait state is automatically inserted, allowing the AD574A to be used with Z-80 processors having clock speeds up to 4 MHz . For applications faster than 4 MHz use the wait state generator in Figure 16. In a memory mapped configuration the AD574A may be interfaced to Z-80 processors with clock speeds of up to 2.5 MHz.

\section*{AD574A}


Figure 15. Z80-AD574A Interface


Figure 16. Wait State Generator

\section*{IBM PC Interface}

The AD574A appears in Figure 17 interfaced to the 4 MHz 8088 processor of an IBM PC. Since the device resides in I/O space, its address is decoded from only the lower ten address lines and must be gated with AEN (active low) to mask out internal DMA cycles which use the same I/O address space. This active low signal is applied to \(\overline{\mathrm{CS}} . \overline{\mathrm{IOR}}\) and \(\overline{\mathrm{IOW}}\) are used to initiate the conversion and read, and are gated together to drive the chip enable, CE. Because the data bus width is limited to 8 bits, the AD574A data resides in two adjacent addresses selected by A0.


Figure 17. IBM PC-AD574A Interface

Note: Due to the large number of options that may be installed in the PC, the I/O bus loading should be limited to one Schottky TTL load. Therefore, a buffer/driver should be used when interfacing more than two AD574As to the I/O bus.

\section*{8086 Interface}

The data mode select pin \((12 / \overline{8})\) of the AD574A should be connected to \(\mathrm{V}_{\text {LOGIC }}\) to provide a 12-bit data output. To prevent possible bus contention, a demultiplexed and buffered address/ data bus is recommended. In the cases where the 8 -bit short conversion cycle is not used, A0 should be tied to digital common. Figure 18 shows a typical 8086 configuration.


Figure 18. 8086-AD574A with Buffered Bus Interface
For clock speeds greater than 4 MHz wait state insertion similar to Figure 16 is recommended to ensure sufficient \(C E\) and \(R / \bar{C}\) pulse duration.
The AD574A can also be interfaced in a stand-alone mode (see Figure 13). A low going pulse derived from the 8086's WR signal logically ORed with a low address decode starts the conversion. At the end of the conversion, STS clocks the data into the three-state latches.

\section*{68000 Interface}

The AD574, when configured in the stand-alone mode, will easily interface to the 4 MHz version of the 68000 microprocessor. The \(68000 \mathrm{R} / \overline{\mathrm{W}}\) signal combined with a low address decode initiates conversion. The \(\overline{\text { UDS }}\) or \(\overline{\text { LDS }}\) signal, with the decoded address, generates the DTACK input to the processor, latching in the AD574A's data. Figure 19 illustrates this configuration.


Figure 19. 68000-AD574A Interface

\section*{AD574A}

\section*{OUTLINE DIMENSIONS}

Dimensions shown in inches and（mm）．

28－Pin Ceramic DIP Package（D－28）


28－Lead Plastic DIP Package（N－28A）


28－Terminal PLCC Package（P－28A）


28－Terminal LCC Package（E－28A）


\section*{C. 3 Cypress AN2131QC Technical Reference}

\section*{Chapter 13 EZ-USB AC/DC Parameters}

\subsection*{13.1 Electrical Characteristics}

\subsection*{13.1.1 Absolute Maximum Ratings}
\begin{tabular}{|c|c|}
\hline St & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline Ambient Temperature Under Bias & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline Supply Voltage to Ground Potential & -0.5V to +4.0 V \\
\hline DC Input Voltage to Any Pin & -0.5V to +5.8 \\
\hline
\end{tabular}

\subsection*{13.1.2 Operating Conditions}
Ta (Ambient Temperature Under Bias)
\(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
Supply Voltage +3.0 V to +3.6 V
Ground Voltage OV
\(F_{\text {osc }}\) (Oscillator or Crystal Frequency) . . . . . . . . . . . . . . . . . . . \(12 \mathrm{MHz}+/-0.25 \%\)

\subsection*{13.1.3 DC Characteristics}

Table 13-1. DC Characteristics
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Symbol & Parameter & Condition & Min & Typ & Max & Unit & Notes \\
\hline \(\mathrm{V}_{\text {cc }}\) & Supply Voltage & & 3.0 & & 3.6 & V & \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & Input High Voltage & & 2.0 & & 5.25 & V & \\
\hline \(\mathrm{V}_{\text {IL }}\) & Input Low Voltage & & -0.5 & & 0.8 & V & \\
\hline 1 & Input Leakage Current & \(0<V_{\text {IN }}<V_{C C}\) & & & \(\pm 10\) & \(\mu \mathrm{A}\) & Current is higher ( \(-70 \mu \mathrm{~A}\) typical) in the switching range between \(\mathrm{V}_{\text {IL-MAX }}\) and \(\mathrm{V}_{\text {IH-MIN }}\) \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & Output High Voltage & lout \(=1.6 \mathrm{~mA}\) & 2.4 & & & V & \\
\hline \(\mathrm{V}_{\mathrm{OL}}\) & Output Low Voltage & I Out \(=-1.6 \mathrm{~mA}\) & & & 0.4 & V & \\
\hline \(\mathrm{C}_{\text {IN }}\) & Input Pin Capacitance & & & & 10 & pF & \\
\hline \({ }_{\text {ISUSP }}\) & Suspend Current & & & 110 & & \(\mu \mathrm{A}\) & \\
\hline \({ }^{\text {ccc }}\) & Supply Current & 8051 running, connected to USB & & & 50 & mA & \\
\hline
\end{tabular}

\section*{C. 4 Interrupts}

The EZ-USB's interrupt architecture is an enhanced and expanded version of the standard 8051's. The EZ-USB responds to the interrupts shown in Table C-15; interrupt sources that are not present in the standard 8051 are shown in bold type.

Table C-15 EZ-USB Interrupts
\begin{tabular}{|l|l|c|c|}
\hline \multicolumn{1}{|c|}{\begin{tabular}{c} 
EZ-USB \\
Interrupt
\end{tabular}} & \multicolumn{1}{|c|}{ Source } & \begin{tabular}{c} 
Interrupt \\
Vector
\end{tabular} & \begin{tabular}{c} 
Natural \\
Priority
\end{tabular} \\
\hline IE0 & INT0 Pin & \(0 \times 0003\) & 1 \\
\hline TF0 & Timer 0 Overflow & \(0 \times 000 \mathrm{~B}\) & 2 \\
\hline IE1 & INT1 Pin & \(0 \times 0013\) & 3 \\
\hline TF1 & Timer 1 Overflow & \(0 \times 001 \mathrm{~B}\) & 4 \\
\hline RI_0 \& TI_0 & USART0 Rx \& Tx & \(0 \times 0023\) & 5 \\
\hline TF2 & Timer 2 Overflow & \(0 \times 002 \mathrm{~B}\) & 6 \\
\hline Resume & WAKEUP or USB Resume & \(0 \times 0033\) & \begin{tabular}{c} 
(Highest \\
Priority)
\end{tabular} \\
\hline RI_1 \& TI_1 & USART1 Rx \& Tx & \(0 \times 003 B\) & 7 \\
\hline USBINT & USB & \(0 \times 0043\) & 8 \\
\hline ICINT \(^{\text {IE }}\) I2C Bus & \(0 \times 004 B\) & 9 \\
\hline IE4 & INT4 Pin & \(0 \times 0053\) & 10 \\
\hline IE5 & INT5 Pin & \(0 \times 005 B\) & 11 \\
\hline IE6 & INT6 Pin & \(0 \times 0063\) & 12 \\
\hline
\end{tabular}

The Natural Priority column in Table C-15 shows the EZ-USB interrupt priorities. The EZ-USB can assign each interrupt to a high or low priority group; priorities within the groups are resolved using the natural priorities.

\section*{C. 5 Interrupt-Control SFRs}

The following SFRs are associated with interrupt control:
- IE - SFR 0xA8 (Table C-16)
- IP - SFR 0xB8 (Table C-17)
- EXIF - SFR 0x91 (Table C-18)
- EICON - SFR 0xD8 (Table C-19)
- EIE - SFR 0xE8 (Table C-20)
- EIP - SFR 0xF8 (Table C-21)

The IE and IP SFRs provide interrupt enable and priority control for the standard interrupt unit, as with the standard 8051. Additionally, these SFRs provide control bits for the Serial Port 1 interrupt.

The EXIF, EICON, EIE and EIP Registers provide flags, enable control, and priority control.

Table C-16 IE Register - SFR 0xA8
\begin{tabular}{|c|c|}
\hline Bit & Function \\
\hline IE. 7 & EA - Global interrupt enable. Controls masking of all interrupts except USB wakeup (resume). \(\mathrm{EA}=0\) disables all interrupts except USB wakeup. When EA \(=1\), interrupts are enabled or masked by their individual enable bits. \\
\hline IE. 6 & ES1 - Enable Serial Port 1 interrupt. ES1 \(=0\) disables Serial port 1 interrupts (TI_1 and RI_1). ES1 = 1 enables interrupts generated by the TI_1 or RI_1 flag. \\
\hline IE. 5 & ET2 - Enable Timer 2 interrupt. ET2 \(=0\) disables Timer 2 interrupt (TF2). ET2=1 enables interrupts generated by the TF2 or EXF2 flag. \\
\hline IE. 4 & ES0 - Enable Serial Port 0 interrupt. ES0 \(=0\) disables Serial Port 0 interrupts (TI_0 and RI_0). ESO=1 enables interrupts generated by the TI_O or RI_0 flag. \\
\hline IE. 3 & ET1 - Enable Timer 1 interrupt. ET1 \(=0\) disables Timer 1 interrupt (TF1). ET1=1 enables interrupts generated by the TF1 flag. \\
\hline IE. 2 & EX1 - Enable external interrupt 1. EX1 \(=0\) disables external interrupt 1 (INT1). EX1 \(=1\) enables interrupts generated by the \(\overline{\mathrm{NTT}}\) pin. \\
\hline IE. 1 & ET0 - Enable Timer 0 interrupt. ETO \(=0\) disables Timer 0 interrupt (TFO). ETO \(=1\) enables interrupts generated by the TFO flag. \\
\hline IE. 0 & EX0 - Enable external interrupt 0. EXO \(=0\) disables external interrupt 0 (INTO). EXO \(=1\) enables interrupts generated by the \(\mathbb{I N T O}\) pin. \\
\hline
\end{tabular}

Table C-17 IP Register - SFR 0xB8
\begin{tabular}{|c|c|}
\hline Bit & Function \\
\hline IP. 7 & Reserved. Read as 1. \\
\hline IP. 6 & PS1 - Serial Port 1 interrupt priority control. PS1 \(=0\) sets Serial Port 1 interrupt (TI_1 or RI_1) to low priority. PS1 = 1 sets Serial port 1 interrupt to high priority. \\
\hline IP. 5 & PT2 - Timer 2 interrupt priority control. PT2 \(=0\) sets Timer 2 interrupt (TF2) to low priority. PT2 \(=1\) sets Timer 2 interrupt to high priority. \\
\hline IP. 4 & PSO - Serial Port 0 interrupt priority control. PSO \(=0\) sets Serial Port 0 interrupt (TI_O or RI_0) to low priority. PS0 \(=1\) sets Serial Port 0 interrupt to high priority. \\
\hline IP. 3 & PT1 - Timer 1 interrupt priority control. PT1 \(=0\) sets Timer 1 interrupt (TF1) to low priority. PT1 = 1 sets Timer 1 interrupt to high priority. \\
\hline IP. 2 & PX1 - External interrupt 1 priority control. PX1 \(=0\) sets external interrupt 1 (INT1) to low priority. PT1 \(=1\) sets external interrupt 1 to high priority. \\
\hline IP. 1 & PT0 - Timer 0 interrupt priority control. PTO \(=0\) sets Timer 0 interrupt (TFO) to low priority. PT0 \(=1\) sets Timer 0 interrupt to high priority. \\
\hline IP. 0 & PX0 - External interrupt 0 priority control. PXO \(=0\) sets external interrupt 0 (INTO) to low priority. \(\mathrm{PXO}=1\) sets external interrupt 0 to high priority. \\
\hline
\end{tabular}

Table C-18 EXIF Register - SFR 0x91
\begin{tabular}{|c|l|}
\hline Bit & \multicolumn{1}{c|}{ Function } \\
\hline EXIF. 7 & \begin{tabular}{l} 
IE5 - External Interrupt 5 flag. IE5 \(=1\) indicates a falling edge was detected at the \\
INT5 pin. IE5 must be cleared by software. Setting IE5 in software generates an \\
interrupt, if enabled.
\end{tabular} \\
\hline EXIF.6 & \begin{tabular}{l} 
IE4 - External Interrupt 4 flag. The "INT4" interrupt indicates that a rising edge \\
was detected at the INT4 pin. IE4 must be cleared by software. Setting IE4 in \\
software generates an interrupt, if enabled.
\end{tabular} \\
\hline EXIF.5 & \begin{tabular}{l} 
I2CINT - I 2 B Bus Interrupt flag. I2CINT \(=1\) indicates an I \({ }^{2} \mathrm{C}\) Bus interrupt. I2CINT \\
must be cleared by software. Setting I2CINT in software generates an interrupt, if \\
enabled.
\end{tabular} \\
\hline EXIF.4 & \begin{tabular}{l} 
USBINT - USB Interrupt flag. USBINT \(=1\) indicates an USB interrupt. USBINT \\
must be cleared by software. Setting USBINT in software generates an interrupt, \\
if enabled.
\end{tabular} \\
\hline EXIF.3 & Reserved. Read as 1. \\
\hline EXIF.2-0 & Reserved. Read as 0. \\
\hline
\end{tabular}

Table C-19 EICON Register - SFR 0xD8
\begin{tabular}{|c|l|}
\hline \multicolumn{1}{|c|}{ Bit } & \multicolumn{1}{c|}{ Function } \\
\hline EICON. 7 & \begin{tabular}{l} 
SMOD1 - Serial Port 1 baud rate doubler enable. When SMOD1 = 1, the \\
baud rate for Serial Port 1 is doubled.
\end{tabular} \\
\hline EICON.6 & Reserved. Read as 1.
\end{tabular}

Table C-20 EIE Register - SFR 0xE8
\begin{tabular}{|c|c|}
\hline Bit & Function \\
\hline EIE.7-5 & Reserved. Read as 1. \\
\hline EIE. 4 & EX6 - Enable external interrupt 6 . EX6 \(=0\) disables external interrupt 6 (INT6). EX6 \(=1\) enables interrupts generated by the INT6 pin. \\
\hline EIE. 3 & EX5 - Enable external interrupt 5 . EX5 \(=0\) disables external interrupt 5 (INT5). EX5 \(=1\) enables interrupts generated by the \(\overline{\text { INT5 }}\) pin. \\
\hline EIE. 2 & EX4 - Enable external interrupt 4. EX4 \(=0\) disables external interrupt 4 (INT4). EX4 \(=1\) enables interrupts generated by the INT4 pin. \\
\hline EIE. 1 & EI2C - Enable \(I^{2} \mathrm{C}\) Bus interrupt (I2CINT). EI2C \(=0\) disables the \(I^{2} \mathrm{C}\) Bus interrupt. \(\mathrm{EI} 2 \mathrm{C}=1\) enables interrupts generated by the \(\mathrm{I}^{2} \mathrm{C}\) Bus controller. \\
\hline EIE. 0 & EUSB - Enable USB interrupt (USBINT). EUSB \(=0\) disables USB interrupts. EUSB \(=1\) enables interrupts generated by the USB Interface. \\
\hline
\end{tabular}```

