



## 저작자표시-비영리-변경금지 2.0 대한민국

이용자는 아래의 조건을 따르는 경우에 한하여 자유롭게

- 이 저작물을 복제, 배포, 전송, 전시, 공연 및 방송할 수 있습니다.

다음과 같은 조건을 따라야 합니다:



저작자표시. 귀하는 원저작자를 표시하여야 합니다.



비영리. 귀하는 이 저작물을 영리 목적으로 이용할 수 없습니다.



변경금지. 귀하는 이 저작물을 개작, 변형 또는 가공할 수 없습니다.

- 귀하는, 이 저작물의 재이용이나 배포의 경우, 이 저작물에 적용된 이용허락조건을 명확하게 나타내어야 합니다.
- 저작권자로부터 별도의 허가를 받으면 이러한 조건들은 적용되지 않습니다.

저작권법에 따른 이용자의 권리는 위의 내용에 의하여 영향을 받지 않습니다.

이것은 [이용허락규약\(Legal Code\)](#)을 이해하기 쉽게 요약한 것입니다.

[Disclaimer](#)

Master's Thesis of Science in Engineering

# **Power-up Control Techniques for Reliable SRAM PUF**

**SRAM PUF의 신뢰성 개선을 위한  
전원 공급 기법**

December 2020

Program in Intelligent Systems  
Department of Transdisciplinary Studies  
Graduate School of Convergence Science and Technology  
Seoul National University

**Juyun Lee**

# Power-up Control Techniques for Reliable SRAM PUF

지도 교수 전 동 석

이 논문을 공학석사 학위논문으로 제출함  
2020 년 12 월

서울대학교 융합과학기술대학원  
융합과학부 지능형융합시스템전공  
이 주 윤

이주윤의 공학석사 학위논문을 인준함  
2021 년 1 월

위 원 장	_____	안 정 호	(인)
부위원장	_____	전 동 석	(인)
위 원	_____	곽 노 준	(인)

# Abstract

Physically unclonable function (PUF) is a widely used hardware-level identification method. SRAM-based PUFs are the most well-known PUF topology, but they typically suffer from low reproducibility due to non-deterministic behaviors and noise during power-up process. In this work, we propose two power-up control techniques that effectively improve reproducibility of the SRAM PUFs. The techniques reduce undesirable bit flipping during evaluation by controlling either evaluation region or power supply ramp-up speed. Measurement results from the 180 nm test chip confirm that native unstable bits (NUBs) are reduced by 54.87% and bit error rate (BER) decreases by 55.05% while reproducibility increases by 2.2×.

**Keyword :** Physically Unclonable Function, Power-up Control, SRAM  
**Student Number :** 2016-25449

# Contents

Abstract	i
Contents	ii
List of Tables	iv
List of Figures	v
Chapter 1 Introduction.....	1
1.1 PUF in Hardware Security.....	1
1.2 Prior Works and Motivation.....	2
Chapter 2 Related works and Motivation.....	5
2.1 Uniqueness.....	7
2.2 Reproducibility .....	7
2.3 Hold Static Noise Margin (SNM) .....	8
2.4 Bit Error Rate (BER) .....	9
2.5 PUF Static Noise Margin Ratio (PSNM <sub>ratio</sub> ) .....	9
Chapter 3 Microarchitecture-Aware Code Generation.....	1 1
3.1 Scheme 1: Developing Fingerprint in Sub-Threshold Region .....	1 3
3.2 Scheme 2: Controlling Voltage Ramp-up Speed .....	1 7
Chapter 4 Experimental Evaluation .....	1 9

4.1	Experimental Setup.....	1	9
4.2	Evaluation Results.....	2	1
Chapter 5 Conclusion .....		2	8
Bibliography.....		2	9
Abstract in Korean .....		3	3

# List of Tables

TABLE 3-1 Simulation results for $V_{\text{switch}}$ . .....	1 3
TABLE 3-2 PSNM <sub>ratio</sub> distribution in simulation. ....	1 5
TABLE 4-1 Measured mean and standard deviation for BER over 20 chips. .....	2 4
TABLE 4-2 Comparison results with previous work.....	2 7

# List of Figures

Figure 2.1 Schematic of SRAM PUF bit cell.....	6
Figure 2.2 Hold SNM of (a) ideal and (b) skewed SRAM.....	6
Figure 3.1 PSNM <sub>ratio</sub> at different operating voltage obtained from Monte-Carlo simulation. ....	1 4
Figure 3.2 Block diagram of the system with proposed ramp-up speed control circuit. ....	1 8
Figure 4.1 Layout view and experimental setup with die photo.....	1 9
Figure 4.2 Supply voltage change sequence for Scheme 1. ....	2 1
Figure 4.3 Measured ratio of NUBs and BER for different $V_i$ . ....	2 2
Figure 4.4 Measurement results for Scheme 2. X-axis represents the control values of the power gates in Figure 3.2. ....	2 3
Figure 4.5 Measured (a) NUB ratio and (b) BER across 20 chips.....	2 4
Figure 4.6 Comparison of BER improvement over temperature variation. ....	2 5
Figure 4.7 Measured intra/inter Hamming Distance. ....	2 6
Figure 4.8 Measured bit-aliasing.....	2 6



# Chapter 1

## Introduction

### 1.1 PUF in Hardware Security

Implementing secure hardware is one of the key issues in IoT (Internet of Things) devices such as wearable platforms and autonomous vehicles. Physically unclonable functions (PUFs) are frequently adopted in those IoT devices as identification and other security measures. Typically, PUF circuits generate die-specific unique key values using process variations such as threshold voltage mismatch of MOSFET transistors. Process variations occur innately during fabrication process, and hence a unique fingerprint can be assigned to each die at a low cost [1].

## 1.2 Prior Works and Motivation

In the last decade, studies on PUFs have been carried out extensively in various ways. For instance, the authors in [2] propose a PUF based on the resistance variations in the power grids. At the circuit level, different PUF cell circuit topologies have been proposed, e.g., static random-access memories (SRAMs) [3, 4, 5], proportional to absolute temperature (PTAT) voltage generators [6], NAND gates [7], current mirrors [8], analog amplifiers [9], ternary content addressable memory (TCAM) [10], sub-threshold current array [11], and leakage-based PUF [12]. In [3], delay variation is used in the clock path to generate PUF outputs, and a post processing circuit is exploited to improve robustness further. In [4], the authors propose a modified SRAM with additional reset transistors, which achieves higher stability than a typical SRAM. In [9], a sub-threshold amplifier-based PUF cell is presented, demonstrating good reproducibility with smaller area and power consumption. Among a number of PUF cell designs, SRAM bit cell is still widely used since it has a wide operation region and can be easily incorporated into the standard digital design flow. Also, SRAMs can easily provide enough number of PUF output values to generate keys long enough for devices that are produced in large quantities [13].

Despite of the simple design process, SRAM PUFs have a reliability issue since they exhibit proneness to evaluation errors, causing native unstable bits (NUBs) in the array. Various post processing methods have been proposed to resolve this issue. For instance, the temporal majority voting (TMV) is a method to take the majority of the results of multiple evaluations using a counter [3, 6, 9]. In [13], the authors propose a bit selection algorithm that utilizes the spatial correlation in the SRAM cell array, whereas the authors in [14] propose an algorithm to select uncorrelated bits under various environment conditions. In [15], SRAM blocks are tested under different long-term storage scenarios to capture the effect of the negative-bias temperature instability (NBTI) on the PUF reliability and data-dependent operations are proposed to mitigate this issue. In [16, 17], temperature compensation scheme is exploited to improve stability for PUF.

In this thesis, we investigate the vulnerability of SRAM PUF cells during the initialization process and propose to enhance reliability by adopting power-up sequence control schemes. The proposed schemes effectively suppress evaluation errors and improves PUF reliability with minimal circuit and system overheads.

The rest of this thesis is organized as follows. In Section II, we briefly describe and analyze the terms and metrics necessary to understand the reliability of the SRAM PUF cells. Section III introduces the proposed power-up control techniques to improve reproducibility.

Section IV analyzes measurement results from the test chip. Finally, Section V summarizes the work.

## Chapter 2

### SRAM PUF

A typical 6T SRAM bit cell consists of two cross-coupled inverters and two access transistors as shown in Figure 1. When a bit cell is powered on or reset, the internal nodes start evaluation through positive feedback of the inverter loop. If the transistors in the cross-coupled inverters are not perfectly balanced due to transistor mismatch, each internal node is skewed toward either 0 or 1. Since transistor threshold voltage mismatch generally follows a well-defined normal distribution [18] and is fixed once the chip is fabricated, each SRAM bit cell on a chip represents a unique randomly sampled value, which makes it suitable as the chip fingerprint.

However, the SRAM PUFs typically show higher bit error rates because of noise and environmental variations [6]. In the following sections, we investigate key factors that undermine evaluation process of SRAM bit cell and, as a result, cause bit errors. Several important

properties (II-A and B) and metrics (II-C through E) of SRAM PUFs




Figure 2.1 Schematic of SRAM PUF bit cell.

for reliability analysis are described below.




Figure 2.2 Hold SNM of (a) ideal and (b) skewed SRAM

## 2.1 Uniqueness

For the responses of the PUFs to be used as a fingerprint, each instance must produce a unique value. Uniqueness refers to the degree of the dissimilarity of responses from different PUFs for the same challenge. Inter-chip Hamming distance (inter-HD) measures the Hamming distance between the responses of two chips for the same input. Assuming an ideal random distribution, inter-HD should approach 50%.

## 2.2 Reproducibility

Ideally, PUFs must generate the same fingerprint for the same input across different operating conditions for reliable operation. Reproducibility refers to the degree of response variation when evaluating the response from a PUF module, which is typically computed as the intra-chip Hamming distance (intra-HD). Intra-HD captures how many bits are altered when the responses are measured multiple times for a single PUF instance. For ideal error-tolerant PUF devices, intra-HD should be zero.

## 2.3 Hold Static Noise Margin (SNM)

The hold SNM is a metric for measuring the static stability of cross-coupled inverters in the SRAM [19, 20]. The hold SNM is defined as the maximum amount of noise that can be tolerated in the SRAM without flipping the state when noise interferes with the bit cell. Figure 2.2 shows the voltage transfer curves (VTCs) of the inverters (INV0, INV1). The hold SNM is calculated as the largest square that fit inside of each eye in the VTC. If INV0 and INV1 are identical, two squares will have the identical size. In practice, however, due to transistor mismatch the squares possess different areas and the internal node tends to converge towards 0 or 1.



## 2.4 Bit Error Rate (BER)

BER is the average ratio of bit errors occurring in each sampling [21]. BER is generally tightly coupled with native unstable bits (NUBs); for instance, as NUBs decrease BER also tends to be reduced. Post processing such as TMV [3] and error correction code (ECC) [22] is often employed to correct errors in the final response. However, the higher BER there exist in the PUF, the more cost required for post processing.

## 2.5 PUF Static Noise Margin Ratio ( $PSNM_{ratio}$ )

The authors in [23] analyze the SRAM start-up behavior and suggest another metric, PUF static noise margin (PSNM) to quantify the degree of skewness of an SRAM bit cell.  $PSNM_{ratio}$  determines the direction and degree of skewness, where the value larger than 1 implies the powerup state tendency of 1.  $PSNM_{ratio}$  can be acquired by noise margins ( $NM$  and  $\overline{NM}$ ) of the VTC. The  $NM$  and  $\overline{NM}$  are calculated using the values at four points of the VTC where  $\frac{dv_{out}}{dv_{in}} = -1$  in the VTC of the SRAM as follows:

$$\begin{aligned}
NM &= \min(V_{OH} - \overline{V_{IH}}, V_{IL} - \overline{V_{OL}}) \\
\overline{NM} &= \min(\overline{V_{OH}} - V_{IH}, \overline{V_{IL}} - V_{OL})
\end{aligned} \tag{1}$$

For INV1, which is the right side inverter of the SRAM cell in Figure 1, the output is  $V_{OH}$  and  $V_{OL}$  when the input is  $V_{IL}$  and  $V_{IH}$  , respectively. Similarly, the output voltages  $\overline{V_{OH}}$  and  $\overline{V_{OL}}$  of INV0 are obtained when the input is  $\overline{V_{IL}}$  and  $\overline{V_{IH}}$ .  $PSNM_{ratio}$  is defined as the ratio of the two noise margins.

$$PSNM_{ratio} = NM/\overline{NM} \tag{2}$$

## Chapter 3

### Improving Reliability through Power-up Control

As an SRAM array is turned on by raising power supply voltage, each bit cell starts evaluation when it reaches its minimum operating point where hold SNM becomes large enough to skew toward 0 or 1 and hold the value. If the ramp up speed of the SRAM power supply is not well defined, the PUF cell may be exposed to varying amount of noise during each evaluation.

This issue has been studied in various ways in prior works. The authors in [24] suggests an SRAM test methodology that identifies unreliable bit cells during power-up using additional test circuitry in the SRAM array. In [25], SRAMs in microcontroller ICs are tested under several power supply conditions, but the work does not provide detailed experiments solely focused on the power-up sequences.

In [26], it was hinted that increasing supply voltage very slowly would make each bit cell evaluate at its minimum operating voltage where the SNM is skewed most and the lowest bit error rate is achieved, and the authors in [27] suggest to use different supply

voltage change speeds and directions to detect unreliable cells. The authors in [28] propose to manipulate the ramp-up speed to cancel out the effect of the variation of operating temperature. The ramp-up speed was controlled by programming an external power supply, and it was shown that the PUF cell produce results similar to the ones obtained at nominal temperature by altering the ramp-up speed.

Alternatively, here we propose simple power-up control schemes to improve the reproducibility of SRAM PUFs that can be fully integrated on chip, and confirm their effectiveness both in simulation and measurements. In this section, two power-up sequence control techniques are proposed: 1) utilizing the characteristics of the transistors in the sub-threshold region, and 2) manipulating the voltage ramp-up speed during the power-up sequence. Both techniques minimize the effect of circuit noise on the evaluation process and achieve an optimal operating point in terms of PUF cell reliability.

### 3.1 Scheme 1: Developing Fingerprint in Sub-Threshold Region

In the sub-threshold region, the effect of transistor mismatch is exaggerated compared to the near- or super-threshold regions [29], and consequently the butterfly curve of an SRAM bit cell shows more asymmetric hold SNMs as shown in Figure 2(b). Since the state with smaller hold SNM is highly prone to upset, the bit cell in such a state ultimately exits the state and settles into the opposite one where the hold SNM is significantly larger [30].

$V_{DD}$ (V)	$\mu$ (mV)	$\sigma$ (mV)	$\sigma / V_{DD}$
0.3	98.78	19.76	0.066
0.6	240.4	20.94	0.035
0.9	386.2	23.04	0.026
1.2	517.5	25.02	0.021
1.5	630.0	26.68	0.018
1.8	734.6	27.88	0.015

TABLE 3-1 Simulation results for  $V_{\text{switch}}$ .




Figure 3.1 PSNM<sub>ratio</sub> at different operating voltage obtained from Monte-Carlo simulation.

To analyze the relationship between the PUF reliability and the operating voltage, we simulated the switching point voltage ( $V_{switch}$ ) variation of a minimum sized inverter while sweeping the supply voltage using Monte-Carlo simulations.  $V_{switch}$  is the voltage where the output is equal to the input voltage. If  $V_{switch}$  deviates from the half- $V_{DD}$  point more, the probability of large relative skewness of the cross-coupled inverter increases since the skewness of hold SNM is proportional to the difference between  $V_{switch}$  values of the back-to-back inverters. In simulation, the  $V_{DD}$  is swept from 300 mV to 1.8 V in 300 mV steps, and the results are shown in Table 3-1. Although the absolute amount of skewness is proportional to  $\sigma$ , at lower operating

voltages other factors such as circuit speed and power supply related noises including  $Ldi/dt$  and IR drop are decreased as well due to reduced current draw. Therefore, we calculate the  $\sigma/V_{DD}$  to compare the amount of  $V_{switch}$  variation with respect to  $V_{DD}$ . In the sub-threshold region, the variation is significantly larger than the near- or super-threshold regions, so we achieve a larger relative skewness in the sub-threshold region.

$V_{DD}$ (V)	$\mu$	$\sigma$
0.3	1.0841	0.7173
0.4	1.0209	0.1554
1.7	1.0030	0.0348
1.8	1.0030	0.0349

TABLE 3-2  $PSNM_{ratio}$  distribution in simulation.

We also obtained the  $PSNM_{ratio}$  from 1 K Monte-Carlo simulations while varying the  $V_{DD}$  of the SRAM PUF from 300 mV to 1.8 V. Figure 3.1 shows the simulated histogram of  $PSNM_{ratio}$ . In the histogram (Figure 3.1), the x-axis represents the  $PSNM_{ratio}$  value, and the y-axis represents the normalized count. Table 3-2 shows the standard deviation and mean of  $PSNM_{ratio}$  with respect to  $V_{DD}$ . The results show that the variation of  $PSNM_{ratio}$  is larger at lower  $V_{DD}$ . This

means that the relative skewness is greater at low voltages. In other words, a cell with a low amount of transistor mismatch can still exhibit reliable operation at a low  $V_{DD}$  due to the enlarged relative skewness. Consequently, the reproducibility is improved if the response of the PUFs is developed in the sub-threshold regime for both enrollment and reconstruction phases. Note that an SRAM bit cell can be susceptible to noise when it operates at minimum possible operating voltage ( $V_{min}$ ) where its hold margin is almost zero. However, for higher voltages still in subthreshold regime, it can stay for a long time without losing stored values. Therefore, it is important to develop the SRAM responses at an optimal voltage.



### 3.2 Scheme 2: Controlling Voltage Ramp-up Speed

The effect of the developing response in the sub-threshold region can be also realized by making the ramp-up speed of  $V_{DD}$  very slow. The SRAM bit cells are stabilized immediately after the  $V_{DD}$  arrives at the minimum operation voltage  $V_{min}$  of the SRAM, which is typically well below the super-threshold region. However, the hold SNM becomes very small near  $V_{min}$  and hence the operation becomes unreliable if the  $V_{DD}$  stays there for a long time, which implies that the SRAM would be susceptible to noise if the ramp-up speed is very slow, which disagrees with the prediction from [26]. This also explains the observations in [28], where the authors show that the slowest ramp-up speed is not necessarily an optimal operating point to suppress errors. Therefore, to maximize the PUF reliability one needs to finely control the ramp-up speed and operate the design at an optimal point while minimizing circuit overheads.




Figure 3.2 Block diagram of the system with proposed ramp-up speed control circuit.

To achieve this goal, we propose a digitally-controlled ramp-up manipulation circuit depicted in Figure 3.2. The proposed circuitry consists of two parts, the binary-weighted power gates along with additional gate transistors biased by  $V_B$  and the control transistors which takes digital signals for finer speed control. While the lower power transistors are binary-weighted, the amount of current flowing through each control transistor can be further adjusted through  $V_B$ .

## Chapter 4

### Measurement Results

#### 4.1 Experimental Setup




Figure 4.1 Layout view and experimental setup with die photo.

A test chip incorporating SRAM PUFs along with the proposed circuitry is fabricated in 180 nm CMOS process. Figure 4.1 shows the

die photo of the fabricated chip. The proposed power-up control schemes are tested on 20 chips in total. Each chip includes a 256-bit SRAM cell array with a readout circuitry and the power gates shown in Figure 3.2. The total area is  $17,181 \text{ um}^2$ , where the proposed power control circuit occupies  $2,158 \text{ um}^2$  ( $66,604 \text{ F}^2$ ).

The measurement setup is shown in Figure 4.1. An external digital-to-analog converter (DAC) generates the supply voltage of the SRAM cell array, and an FPGA board controls both the DAC output voltage and the on-chip power gate control signals. We used MCP4725 DAC with the driving current of  $210 \text{ }\mu\text{A}$  and settling time of  $6 \text{ }\mu\text{s}$ .

First of all, the fingerprints are captured from each chip with  $V_B = 0 \text{ V}$  and  $\text{Ramp}[7:0] = 255$  to obtain the fastest ramp-up speed. These results are used as baseline in the experiments since this represents a typical SRAM case where no power gate exists.

## 4.2 Evaluation Results




Figure 4.2 Supply voltage change sequence for Scheme 1.

To evaluate scheme 1, we control the initialization voltage ( $V_i$ ) of the SRAM. The DAC output voltage first moves from 0 V to the desired  $V_i$  instantly as shown Figure 4.2. Since the ramp-up speed of DAC is fast enough ( $0.55 \text{ V}/\mu\text{s}$  in datasheet), the bit cells evaluate the fingerprints at this  $V_i$  and we can determine the effect of evaluation voltage of the SRAM PUF on the bit error rates. We measured NUBs and BER when the supply voltage is directly increased to 1.8 V and when the supply is initialized to a lower starting point that varies from 100 mV to 900 mV with 100 mV step size. Figure 4.3 illustrates




Figure 4.3 Measured ratio of NUBs and BER for different  $V_i$ .

measurement results obtained from a single die. The results confirm that both NUBs and BER drop noticeably in the deep sub-threshold region which is below 300 mV.

For scheme 2, we measure those metrics while changing the control signals of the ramp-up speed control circuit ( $V_B$  and Ramp[7:0]). The control signals  $V_B$  and Ramp[7:0] enable coarse and fine tuning of the ramp-up speed, respectively. As anticipated in the previous section, there exists an optimal point in terms of reliability as shown in Figure 4.4.






Figure 4.4 Measurement results for Scheme 2. X-axis represents the control values of the power gates in Figure 3.2.

Using the measurement procedure above, the proposed power control schemes are tested across 20 dies in total. Figure 4.5 shows the ratio of NUBs of the baseline and the case when the scheme 1 is applied, where the number of NUBs decreases after applying the scheme 1 for all 20 dies. Likewise, BER is also reduced when compared to the baseline as shown in Table 4-1. The number of NUBs and BER averaged over all dies are reduced by 35.11% and 38.27%, respectively.



(a)



(b)

Figure 4.5 Measured (a) NUB ratio and (b) BER across 20 chips.

Chip #		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
Baseline	$\mu$	2.65	4.02	3.86	4.32	2.99	4.59	3.07	4.76	3.14	3.97	2.69	3.59	3.42	4.57	5.17	3.32	3.84	3.37	2.75	3.02
	$\sigma$	7.96	10.15	9.88	10.59	9.07	10.93	9.35	11.75	9.23	10.25	8.53	10.21	9.27	11.06	12.27	9.10	9.68	9.28	8.44	9.05
Scheme 1	$\mu$	1.63	2.77	1.88	2.07	1.86	2.52	2.40	2.30	2.42	2.49	1.47	2.14	1.99	2.17	4.17	1.84	2.70	1.57	2.19	2.17
	$\sigma$	6.95	8.67	6.70	7.23	6.65	8.28	8.20	8.29	7.62	8.17	5.78	7.15	7.43	6.81	10.06	7.47	8.77	5.53	7.34	7.98
Scheme 2	$\mu$	1.54	1.96	0.97	0.91	2.35	1.69	2.72	2.12	1.77	1.31	1.34	2.37	1.27	1.39	1.84	1.29	1.74	1.13	1.45	0.61
	$\sigma$	6.81	7.27	4.33	5.12	7.98	6.42	8.35	7.84	7.03	6.43	5.65	8.72	6.52	5.50	6.74	5.79	7.44	5.36	5.85	4.05

TABLE 4-1 Measured mean and standard deviation for BER from 20 chips.



For each die, we find the optimal ramp-up speed at which NUBs and BER are minimized by sweeping Ramp[7:0]. In Figure 4.5, the values representing scheme 2 are obtained from the optimal points.

The measurements confirm that BER and NUBs are lowered for all chips when scheme 2 is applied. NUBs are reduced by 54.87% and BER decreases by 55.05%, suggesting that scheme 2 is more effective technique than scheme 1 in mitigating evaluation errors. The BER improvements under different temperatures across 10 dies are shown in Figure 4.6, which confirms both schemes are effective at all temperatures. At higher temperatures, the scheme 1 exhibits larger improvements, whereas the scheme 2 is more effective at lower temperatures.




Figure 4.6 Comparison of BER improvement over temperature variation.




Figure 4.7 Measured intra/inter Hamming Distance.




Figure 4.8 Measured bit-aliasing

	This Work	[31]
Process	180nm	28nm FDSOI
Technique	Power-up control	Sequence dependent CRP
Inter-PUF HD	0.501 (SC1) / 0.490 (SC2)	0.481–0.495
Native BER (%)	1.47–4.17 (SC1) / 0.61–2.72 (SC2)	3.17
Voltage (V)	0.1–1.8	0.5–0.9
Temperature (°C)	0–75	0–80

**TABLE 4-2 Comparison with prior work.**

Figure 4.7 represents the distribution of the normalized Hamming distance (HD). For the baseline, inter-chip HD has  $\mu = 0.475$  and  $\sigma = 0.030$  while intra-chip HD shows  $\mu = 0.064$  and  $\sigma = 0.014$ . The value exhibits  $7.4\times$  mean separation between intra and inter-chip HD. With scheme 1, the separation becomes  $15.7\times$  that is  $2.12\times$  higher than the baseline. In the case of scheme 2,  $16.3\times$  mean separation is achieved, exhibiting  $2.2\times$  higher value than the baseline. The measurement results confirm that the proposed schemes improve both the reproducibility and the uniqueness of the SRAM PUFs. Figure 4.8 shows the distribution of the bit-aliasing, which represents the correlation of each cell across multiple dies. The value should be 0.5 in the ideal case without biasness. The average bit-aliasing is improved from 0.39 to 0.49 for scheme 1 and to 0.43 for scheme 2. TABLE 4-2 compares the techniques proposed in this thesis with a prior work that improved native BER for SRAM-based PUF [31]. The techniques proposed in this thesis shows lower native BER while achieving similar inter-PUF HD.

## Chapter 5

### Conclusion

This paper presents power-up sequence control techniques to reduce the evaluation errors of SRAM PUF. We first propose a method of developing responses in the subthreshold region, which intentionally skews SNM more for reliable evaluation. The second scheme controls the power supply voltage ramp-up speed and operates the PUFs at the optimal operating point. The on-chip power control circuitry provides coarse grain tuning based on the bias voltage and fine grain tuning by digital control signals.

We demonstrate the validity of the two proposed schemes with both SPICE simulations and measurements from 180 nm test ICs. The proposed schemes successfully reduce both BER and NUBs, and hence improve the reliability of the SRAM PUFs without additional post processing circuitry.

# Bibliography

- [1] G. E. Suh and S. Devadas: “Physical unclonable functions for device authentication and secret key generation,” DAC (2007) 9.
- [2] R. Helinski, et al.: “A physical unclonable function defined using power distribution system equivalent resistance variations,” DAC (2009) 676.
- [3] S. K. Mathew, et al.: “A 0.19 pJ/b PVT-variation-tolerant hybrid physically unclonable function circuit for 100% stable secure key generation in 22 nm CMOS,” ISSCC Dig. Tech. Papers (2014) 278.
- [4] Y. Su, et al.: “A digital 1.6 pJ/bit chip identification circuit using process variations,” IEEE J. Solid-State Circuits 43 (2008) 69.
- [5] G. Li, et al.: “High performance bistable weak physical unclonable function for IoT security,” IEICE Electron. Express 15 (2018) 20180879.
- [6] J. Li and M. Seok: “Ultra-compact and robust physically unclonable function based on voltage-compensated proportional to absolute-temperature voltage generators,” IEEE

- J. Solid-State Circuits 51 (2016) 2192.
- [7] B. Karpinskyy, et al.: “Physically unclonable function for secure key generation with a key error rate of  $2E-38$  in 45 nm smart-card chips,” ISSCC Dig. Tech. Papers (2016) 158.
  - [8] A. Alvarez, et al.: “15 fJ/b static physically unclonable functions for secure chip identification with  $<2\%$  native bit instability and  $140\times$  inter/intra PUF hamming distance separation in 65 nm,” ISSCC Dig. Tech. Papers (2015) 256.
  - [9] K. Yang, et al.: “A 553F2 2-transistor amplifier-based physically unclonable function (PUF) with 1.67 native instability,” ISSCC Dig. Tech. Papers (2017) 146
  - [10] N. Tumuganti, et al.: “Novel TCAM-based PUF with improved reliability for hardware-entangled security,” IEICE Electron. Express 14 (2017) 20170716.
  - [11] X. Xi, et al.: “Strong subthreshold current array PUF with 265 challenge-response pairs resilient to machine learning attacks in 130 nm CMOS,” VLSI-C (2017) C268.
  - [12] J. Lee, et al.: “A 445F2 leakage-based physically unclonable Function with lossless stabilization through remapping for IoT security,” ISSCC Dig. Tech. Papers (2018) 132.
  - [13] K. Xiao, et al.: “Bit selection algorithm suitable for high-volume production of SRAM-PUF,” HOST (2014) 101.
  - [14] M. T. Rahman, et al.: “Systematic correlation and cell neighborhood analysis of SRAM PUF for robust and unique key generation,” J. Hardware and System Security 1 (2017) 137.

- [15] R. Maes and V. van der Leest: “Countering the effects of silicon aging on SRAM PUFs,” HOST (2014) 148.
- [16] S. Tao and E. Dubrova: “An ultra-energy-efficient temperaturestable physical unclonable function in 65 nm CMOS,” Electron. Lett. 52 (2016) 805.
- [17] S. Taneja, et al.: “Fully synthesizable PUF featuring hysteresis and temperature compensation for 3.2% native BER and 1.02 fJ/b in 40 nm,” IEEE J. Solid-State Circuits 53 (2018) 2828.
- [18] Y. Cai, et al.: “Threshold voltage distribution in MLC NAND flash memory: Characterization, analysis, and modeling,” DATE (2013) 1285.
- [19] E. Seevinck, et al.: “Static-noise margin analysis of MOS SRAM cells,” IEEE J. Solid-State Circuits 22 (1987) 748.
- [20] C. M. R. Prabhu and A. K. Singh: “Low-power reliable SRAM cell for write/read operation,” IEICE Electron. Express 11 (2014) 20140913.
- [21] I. Baturone, et al.: “Improved generation of identifiers, secret keys, and random numbers from SRAMs,” IEEE Trans. Inf. Forensics Security 10 (2015) 2653.
- [22] M.-D. Yu and S. Devadas: “Secure and robust error correction for physical unclonable functions,” IEEE Des. Test Comput. 27 (2010) 48.
- [23] M. Cortez, et al.: “Modeling SRAM start-up behavior for physical unclonable functions,” DFT (2012) 1.
- [24] E. I. Vatajelu, et al.: “Towards a highly reliable SRAM-based

- PUFs,” DATE (2016) 273.
- [25] M. Barbareschi, et al.: “Testing 90 nm microcontroller SRAM PUF quality,” DTIS (2015) 1.
  - [26] D. E. Holcomb, et al.: “Power-up SRAM state as an identifying fingerprint and source of true random numbers,” IEEE Trans. Comput. 58 (2009) 1198.
  - [27] W. Wang, et al.: “Exploiting power supply ramp rate for calibrating cell strength in SRAM PUFs,” LATS (2018) 1.
  - [28] M. Cortez, et al.: “Intelligent voltage ramp-up time adaptation for temperature noise reduction on memory-based PUF systems,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. 34 (2015) 1162.
  - [29] B. H. Calhoun and A. P. Chandrakasan: “Static noise margin variation for sub-threshold SRAM in 65-nm CMOS,” IEEE J. Solid-State Circuits 41 (2006) 1673.
  - [30] A. Neale and M. Sachdev: “A low energy SRAM-based physically unclonable function primitive in 28 nm CMOS,” CICC (2015) 1.
  - [31] S. Jeloka, et al: “A sequence dependent challenge-response PUF using 28nm SRAM 6T bit cell,” VLSI-C (2017) C271.



# 초 록

PUF (Physically Unclonable Function)은 하드웨어 레벨의 인증 과정에서 널리 이용되는 방법이다. 그 중에서도 SRAM PUF는 가장 잘 알려진 PUF의 방법론이다. 그러나 예측 불가능한 동작으로 인해 발생하는 낮은 재생산성과 전원 공급 과정에서 발생하는 노이즈의 문제를 가지고 있다. 본 논문에서는 효과적으로 SRAM PUF의 재생산성을 향상시킬 수 있는 두 가지 전원 공급 기법을 제안한다. 제시한 기법들은 값이 산출되는 영역 혹은 전원 공급원의 기울기(ramp-up 시간)를 조절함으로써 원하지 않는 비트의 뒤집힘(flipping) 현상을 줄인다. 180nm 공정으로 제작된 테스트 칩을 이용한 측정 결과 재생산성이 2.2배 향상되었을 뿐만 아니라 NUBs(Native Unstable Bits)는 54.87% 그리고 BER (Bit Error Rate)는 55.05% 감소한 것을 확인하였다.

**주요어** : Physically Unclonable Function, Power-up Control, SRAM

**학번** : 2016-25449