

SoC-based In-Cycle Load Identification of Induction Heating Appliances

Jorge Villa, *Student Member, IEEE*, Luis A. Barragán, José I. Artigas, Denis Navarro, Alberto Domínguez and Tomás Cabeza

Abstract—The equivalent load of an induction hob is strongly dependent on many parameters such as the switching frequency, the excitation level, the size, type and material of the vessel, etc. However, real-time methods with the ability to capture the variation of the load with the excitation level have not been proposed in the literature. This is an essential issue as most of the commercial induction hobs are based on an ac bus voltage arrangement. This paper proposes a method based on a phase sensitive detector that offers an online tracking of the equivalent impedance for this type of arrangements. This algorithm enables advanced control functionalities such as clustering of vessels, material recognition and premature detection of ferromagnetic saturation, among others. After simulation and experimental validation, the method is implemented into a prototype with a system-on-chip (SoC) to verify its real-time behavior. The proposed approach is applied to different real-life situations which prove its great performance and applicability.

Index Terms—Home appliances, Induction heating, Load identification, System-on-chip (SoC).

I. INTRODUCTION

INDUCTION heating has been used in many fields, from industry [1], [2] to domestic applications [3], during the last decades. Domestic induction heating (DIH) has precisely experienced a noticeable growth due to its implicit efficiency, cleanness and security compared to the traditional heating methods (resistive and gas) [4]. However, one of the drawbacks of this heating technology is its great dependence on the vessel features [5], [6], that depends on the user choice. Moreover, the interaction of the user with the vessels entails a huge number of unpredictable scenarios.

The equivalent load of the system, which represents the electromagnetic interaction between the inductor and the ferromagnetic material of the pot, is usually modeled as a resistive-inductive ($R - L$) series circuit [7], [8]. These two variables

Manuscript received February 4, 2020; revised May 18, 2020; accepted June 21, 2020. This work was partly supported by the Spanish MINECO under Project TEC2016-78358-R, by the Spanish MICINN and AEI under Project RTC-2017-5965-6, co-funded by EU through FEDER program, by the DGA-FSE, and by the BSH Home Appliances Group.

J. Villa, L.A. Barragán, J.I. Artigas and D. Navarro are with the Department of Electronic Engineering and Communications, University of Zaragoza, Zaragoza, 50018 Spain (e-mail: jvillal@unizar.es; barragan@unizar.es; jartigas@unizar.es; denis@unizar.es).

A. Domínguez and T. Cabeza are with the Department of Induction Technology of BSH Electrodomésticos, Bosch And Siemens Home Appliances Group, Zaragoza, 50016 Spain (e-mail: Alberto.Dominguez@bshg.com; Tomas.Cabeza@bshg.com).




Fig. 1. Simplified schematic of the HBSRI.

depend on many parameters: the switching frequency, the temperature, the pot type and its material, misalignments and distances between the inductor and the pot, the magnetic flux density, etc.

The magnetic flux density, B , is the response of the ferromagnetic material to the magnetic field strength, H , generated by the inductor:

$$B = \mu(H)H, \quad (1)$$

where $\mu(H)$ is the magnetic permeability of the material and, as it can be noticed, depends on H which, in turn, also depends on the load current, i_L .

One of the most used topologies in this type of appliances is the half bridge series-resonant inverter (HBSRI). The main reason lies in its good ratio between performance and number of components [9]. A simplified schematic of the mentioned topology is shown in Fig. 1. The mains voltage is full wave rectified and filtered with a bus capacitor that is designed to allow a big ripple in order to obtain a power factor close to one, so avoiding the cost of additional power electronics [10]. The resulting voltage is called bus voltage, v_B .

The power supplied to the load is usually controlled by varying the duty cycle, D , and the switching frequency, f_{sw} , whose values span from 20 to 75 kHz. Since a relatively wide range of f_{sw} is available to control the power, the duty cycle is commonly kept constant at 0.5, and power density modulation (PDM) strategies are applied when the required power is less than the one supplied at maximum switching frequencies.

According to a recent paper [11], the impedance parameters present a significant variation with the excitation level. Theoretically, if a dc bus voltage and steady-state conditions are considered, the excitation level applied to the load would be constant, and so would be the equivalent impedance. However, when v_B is an ac wave, the amplitude of the voltage drop of

the load, v_L , and its current, i_L , continuously change with the alternating bus voltage, meaning that the excitation level applied to the load also varies. This could be avoided, for instance, by generating a dc bus through expensive power factor correction (PFC) stages [12]. Although technically possible, this type of approaches would strongly raise the cost of the home appliance. Therefore, for cost reasons, it is preferred to keep an ac bus voltage, even if this leads to a continuously varying impedance due to the variable excitation level [11].

Given the great variability of the system loads in the context of DIH, identification algorithms seem to be of great value in this application. For this reason, several methods regarding certain class of load identification have been reported in the literature [13]–[20]. For instance, in [13] a recursive least-squares (RLS) algorithm is proposed, but the computational burden of such math-intensive algorithm is quite significant. A different approach was proposed in [14], where a first-harmonic identification of the load parameters is presented. Both time-domain and frequency-domain approaches [13], [14] provide a single impedance value per bus period, obtaining an averaged value but providing no information about the variation of the load with the excitation level.

Machine learning has also been applied to implement a detector of sizes and types of vessels [15]. The algorithm is based on the spectral analysis of the output voltage and the load current and on the power factor of the load. This algorithm is not based on a first-harmonic approach, but on the first four harmonics of the waveforms. Nevertheless, the authors only apply the algorithm at a predefined switching frequency and over 1 ms, what may interrupt the normal cooking process and only gives local information of the load at a restricted and short interval of the bus period. Moreover, this algorithm does not provide a continuous identification and, in the proposed implementation, the identification of a single pot takes a long computing time (half a bus cycle).

Another noteworthy application is hardware in the loop (HIL), which is a widely used tool in domestic induction heating (DIH) [21], [22]. In this application, a real-time identification may be suitable for a more convenient validation of new software and hardware designs. For instance, in [16] an online identification of the load is used to estimate the power converter efficiency and hard-switching conditions. However, it does not take into account the variation of the load with the excitation level, what may lead to unrealistic values due to a smoothed and averaged information.

Additionally, phase-sensitive detector (PSD) algorithms are reported in the literature to identify the load [17], [18]; they show the variation of R and L with the switching frequency and with different pots, and they can even detect events like pot removal. Nevertheless, as in [13], [14], only one value of the $R - L$ parameters is obtained per bus cycle.

As it can be noticed, great effort has already been made to identify the equivalent load and even the pots because this is a tracked milestone by DIH manufacturers. Unfortunately, the equivalent impedance varies with the excitation level in the considered ac bus voltage arrangement, and none of the methods already proposed in the literature [13]–[20] is able to capture this continuous impedance variation as they only

provide a single and averaged value of the $R - L$ parameters per bus cycle. A continuous tracking of the impedance variation with the excitation level would be desirable in order to extract insightful information about the induction vessel placed by the user. For instance, more advanced control functions such as clustering of vessels, material recognition, prediction of ferromagnetic saturation and underlying information about total harmonic distortion of the grid current, among others, would only be possible with an in-cycle load identification algorithm.

This work aims to develop such algorithm that provides a continuous tracking of the first-harmonic impedance at any switching frequency, no matter what the excitation level is and without interrupting or affecting the cooking process. This algorithm is supposed to provide new information about the load, to enable the possibility of applying advanced control functionalities and to open new research lines related to electromagnetic compatibility. After simulation and validation, the method is finally implemented in a prototype with a system-on-chip (SoC).

The rest of the paper is organized as follows. In Section II the DIH application is further explained. The proposed method, as well as its real-time implementation, is presented in Section III. The prototype and the experimental results are shown in Section IV. Then, in Section V real-time applications and use cases of the proposed algorithm are presented. Finally, the main conclusions are drawn in Section VI.

II. THE INDUCTION HEATING APPLICATION

First-harmonic approximations are extensively applied to the study of resonant inverters [8], [23], [24]. Moreover, for relatively high values of the quality factor, Q , of the load (as it is common in DIH), the fundamental harmonic of the inverter signals is the main contribution. Additionally, the information of the load variation with the excitation level is expected to give more insightful information about the load than considering a greater number of harmonics because the variation of the excitation level is more related to the physics behind the response of the materials of the pots [11]. For these reasons, the proposed method is focused on a first-harmonic approximation.

Let $x(n)$ be a discrete-time signal with period N . Its discrete-time Fourier series (DTFS) coefficients for the h^{th} harmonic are:

$$\begin{aligned} \mathbf{X}(h) &= \frac{1}{N} \sum_{n=0}^{N-1} \left[x(n) e^{-j \frac{2\pi h n}{N}} \right] = a_h - j b_h \\ &= \frac{1}{N} \sum_{n=0}^{N-1} \left[x(n) \left(\cos \left(2\pi \frac{h n}{N} \right) - j \sin \left(2\pi \frac{h n}{N} \right) \right) \right], \end{aligned} \quad (2)$$

where a_h and b_h are the real and imaginary Fourier coefficients of the h^{th} harmonic, respectively.

As mentioned before, in the HBSRI topology the equivalent impedance is an RL circuit. The first-harmonic equivalent impedance, $\mathbf{Z}_{1h,RL}$, can be calculated by obtaining the DTFS

coefficients of the voltage drop in the load, v_L , and its current i_L , which are referred as $V_{L,1h}$ and $I_{L,1h}$, respectively:

$$\mathbf{Z}_{1h,RL} = \frac{V_{L,1h}}{I_{L,1h}} = R_{1h} + jL_{1h}\omega_{sw}, \quad (3)$$

where ω_{sw} is the angular switching frequency.

However, given the low-cost framework of DIH, the resonant-capacitor voltage is not usually measured. In such case, the equivalent impedance seen by the inverter is an *RLC* series circuit and the first-harmonic equivalent impedance, $\mathbf{Z}_{1h,RLC}$, can be calculated by obtaining the DTFS coefficients of the output voltage, $V_{o,1h}$, and the load current, $I_{L,1h}$, as:

$$\mathbf{Z}_{1h,RLC} = \frac{V_{o,1h}}{I_{L,1h}} = R_{1h} + jX_{1h,RLC}, \quad (4)$$

where the resistance, R_{1h} , is directly obtained from the real component of the impedance, as in (3) and, given that the value of the resonant capacitor, C_r , is known, the equivalent inductance, L_{1h} , can be obtained from the reactance, $X_{1h,RLC}$, as:

$$L_{1h} = \frac{X_{1h,RLC}}{\omega_{1h}} + \frac{1}{C_r\omega_{1h}^2}, \quad (5)$$

where $\omega_{1h} = \omega_{sw} = 2\pi f_{sw}$ and negligible equivalent series resistance (ESR) values of the resonant capacitor are assumed.

In this case, the identification of the equivalent inductance depends on the value of the resonant capacitor, i.e. on its tolerance, its variation with the temperature, its ageing, etc. Both perspectives are considered in the implementation of the method but, in terms of accuracy, digitizing v_c is preferred over assuming a constant and known C_r value. This is the reason why the results throughout this paper are focused on the approach that fulfills (3) instead of (4) and (5).

III. THE IDENTIFICATION METHOD

A. Phase-sensitive detector (PSD)

The first-harmonic identification of the load is based in a PSD, which is typically applied to signals with low signal-to-noise ratio (SNR) from which a specific frequency component needs to be extracted [25], [26]. A block diagram of the algorithm is shown in Fig. 2.

Let $x_i(t)$ be a sinusoidal signal with angular frequency ω_i and a dc term, d_i (a dc term is assumed to make the demonstration also valid for (4) and (5)):

$$x_i(t) = d_i + a_i \cos(\omega_i t + \varphi_i), \quad (6)$$

and let r_c and r_s be two reference sinusoidal signals in quadrature with angular frequency ω_r :

$$\begin{aligned} r_c(t) &= \cos(\omega_r t) \\ r_s(t) &= \sin(\omega_r t). \end{aligned} \quad (7)$$

Multiplying the signals in (7) by the signal $x_i(t)$ in (6):




Fig. 2. Block diagram of the PSD algorithm.

$$\begin{aligned} s_c(t) &= d_i \cos(\omega_r t) + \frac{a_i}{2} \cos[(\omega_i + \omega_r)t + \varphi_i] \\ &\quad + \frac{a_i}{2} \cos[(\omega_i - \omega_r)t + \varphi_i] \\ s_s(t) &= d_i \sin(\omega_r t) + \frac{a_i}{2} \sin[(\omega_i + \omega_r)t + \varphi_i] \\ &\quad - \frac{a_i}{2} \sin[(\omega_i - \omega_r)t + \varphi_i] \end{aligned} \quad (8)$$

If $\omega_r = \omega_i$, s_c and s_s have ac components at frequencies ω_i and $2\omega_i$. Applying a low pass filter (LPF) to (8) with a cutoff frequency below ω_i , a dc term is obtained:

$$\begin{aligned} y_c &= \frac{a_i}{2} \cos(\varphi_i) \\ y_s &= \frac{-a_i}{2} \sin(\varphi_i). \end{aligned} \quad (9)$$

The amplitude, a_i , and the phase, φ_i , of the signal $x_i(t)$ respect to the sinusoidal reference signals in (7) can be calculated as:

$$\begin{aligned} a_i &= 2\sqrt{y_c^2 + y_s^2} \\ \varphi_i &= -\arctan\left(\frac{y_s}{y_c}\right). \end{aligned} \quad (10)$$

If this algorithm is applied over v_L and i_L , and ω_i is forced to be ω_{sw} , the sine and cosine components (corresponding to the imaginary and real components, respectively) of the inverter signals can be obtained which, from now on, will be referred as: $V_{L,c}$, $V_{L,s}$, $I_{L,c}$ and $I_{L,s}$ (the rightmost subindex refers to sine or cosine component and the subindex referring to the first harmonic is omitted). Once these values are computed, the equivalent load of the system, $R_{1h} - L_{1h}$, can be calculated by applying (3) or, what is equivalent:

$$\begin{aligned} R_{1h} &= \frac{V_{L,c}I_{L,c} + V_{L,s}I_{L,s}}{I_{L,c}^2 + I_{L,s}^2} \\ L_{1h} &= \frac{V_{L,c}I_{L,s} - V_{L,s}I_{L,c}}{\omega_{sw}(I_{L,c}^2 + I_{L,s}^2)}, \end{aligned} \quad (11)$$

where it is assumed that the phasors of the load voltage and the current are given by $V_{L,1h} = V_{L,c} - jV_{L,s}$ and $I_{L,1h} = I_{L,c} - jI_{L,s}$, respectively.

B. Low Pass Filter Design

A fundamental piece of the PSD algorithm is the design of its low pass filter. The inverter signals, v_L and i_L are multiplied by the sinusoidal waves in (7), hence the sampling period has to be high enough to obtain an acceptable resolution of the

sinusoidal signals. The sampling rate of the analog-to-digital converters (ADC) mounted in the prototype later introduced is 2.78 Msps, which is a perfectly feasible sampling frequency in the state-of-the-art of embedded systems.

Since the goal of this work is to obtain the variation of the load with the excitation level, the cutoff frequency of the LPF has to be above the bus frequency, f_B , but below the minimum switching frequency, f_{sw} , otherwise the ac terms in (8) would not be attenuated. However, the appearance of sidebands, inherent to the modulation over an ac bus voltage, can introduce undesired noise in the load identification, hence a quite lower cutoff frequency than the minimum f_{sw} is preferred. Thus, a cutoff frequency of 600 Hz is established, with a stop-band attenuation of 60 dB above 2 kHz.

Given the complexity of the filter with the actual sampling rate, its implementation in a fixed-point representation would lead to unreasonable coefficient lengths and overutilization of resources. In these cases, multi-rate techniques allow reducing the sampling rate of the signals in order to relax the filter coefficients.

In this work, a decimation factor of 32 is chosen, obtaining a final sampling rate of 86.8 ksp/s for the $R_{1h} - L_{1h}$ parameters. For such high decimation factors, cascaded integrator comb (CIC) filters are widely used thanks to their economical use of resources [27]. Their filter response does not provide many degrees of freedom, so these filters are often followed by other type of filters whose response is more tunable and whose coefficients are then less restrictive because of the lower sampling rate.

The proposed filter is a three-stage cascading filter consisting of a CIC filter, with a decimation factor of 8, followed by two finite impulse response (FIR) filters, each of them with a decimation factor of 2. The order of the first and second FIR filters is 3 and 210, respectively. In this case FIR filters are preferred over infinite impulse response (IIR) filters because of their linear phase and constant group delay which, for the proposed filter, is 53.3 samples (referred to the output sampling rate of 86.8 ksp/s), i.e. 614 μ s.

C. Simulation verification

The control of the inverter in the real prototype is implemented through a phase-accumulator-based modulator due to its implicit advantages compared to the counter-based modulators [28]. The value of the accumulator is used to generate and synchronize the sinusoidal signals in (7) with v_L and i_L . This modulator was simulated, together with the proposed algorithm and the circuit of the HBSRI shown in Fig. 1 in Matlab-Simulink assuming an ideal rectified-mains voltage of 50 Hz and 230 V rms. The switching frequency spans from 35 to 75 kHz, and the values of R and L are modified following symmetric patterns respect to the bus voltage (excitation level). Positive, negative, and constant dependences of the $R - L$ parameters with the bus voltage have been considered. The goal of this simulation is not to represent the exact behavior of a real load, but to put under test the proposed algorithm and to prove that it can track constant and variable values of the resistance and the inductance, whose range is [2, 10]




Fig. 3. Simulation results. (a) Switching frequency. (b) Bus voltage. (c) Real and identified resistance. (d) Real and identified inductance.

Ω and [10, 70] μ H, respectively (most of the DIH loads for the given appliance lie within this range [14]). In Fig. 3 the results of a 10-bus-cycle simulation are shown, where it can be observed that the algorithm offers a perfect tracking of the load impedance.

D. Implementation

To implement this algorithm into the SoC, Vivado and System Generator are used. System Generator is an FPGA designing tool provided by Xilinx which allows developers to work in the flexible Matlab-Simulink environment while exploiting the optimized and ready-to-use intellectual-property (IP) cores designed by Xilinx [29]. Several IP cores are available, but in this case only four of them are used: scalars, time division multiplexers, CIC compilers and FIR compilers. The entire algorithm is described in VHDL, except the LPF, which is implemented in System Generator. The justification for such procedure lies in the ease and agility of the LPF design and reconfiguration. The VHDL design and the LPF are merged into a single custom IP core which, in turn, behaves as an ARM peripheral.

TABLE I
RESOURCE UTILIZATION

LUTs	DSPs	BRAMs	FFs
1484	12	4	2579

The ADCs available in the prototype have a resolution of 12 bits, its sampling frequency is 2.78 Msps and the clock frequency of the programmable logic is 100 MHz.

The modulator that controls the inverter is based in a 25-bit accumulator, whose 10 most significant bits (MSBs) are used to generate and synchronize the sinusoidal signals in (7) with the inverter signals. To do so, a quarter of an 18-bit sine cycle is discretized in 256 values and stored in a block RAM.

The resource utilization in terms of look-up-tables (LUTs), digital signal processing (DSPs) slices, block RAMs (BRAMs) and flip-flops (FFs) of the load-identification IP core is shown in Table I. It is worth mentioning that this IP core was not designed to identify one load but two independent loads simultaneously, hence the number of resources required for a single load would be approximately halved.

IV. EXPERIMENTAL RESULTS

A. Experimental prototype

Fig. 4 shows the experimental setup where the load-identification algorithm is implemented. The prototype consists of two HBSRIs that are fed by the rectified mains. The inverters are loaded with two planar inductors with external diameters of 21 and 15 cm. More specific characteristics of the prototype are given in Table II.

To build this prototype some parts of a commercial induction hob were utilized and two printed circuit boards (PCBs) were designed: the first one includes the power electronics, while the second one includes the signal conditioning circuitry, and the ADCs (LTC2315-12 from Linear Technology). Moreover, this second PCB was designed to be compatible with the carrier board TE0703 from Trenz Electronics which, in turn, is connected to the system on module (SoM) TE0720. Likewise, this SoM mounts the Zynq-7020 SoC, which integrates in a single chip the programmable logic (PL) through FPGA fabric and the processing system (PS) through a dual-core ARM Cortex-A9 processor. Additionally, the SoM mounts other devices such as a 1 GB DDR3/L SDRAM (Double Data Rate type 3 Low-voltage Synchronous Dynamic Random-Access Memory).

A Xilinx's direct memory access (DMA) controller is configured in direct register mode to transfer the load-identification data on the string-to-memory-map (S2MM) channel to the SDRAM device. The configuration of this controller is implemented in one of the ARM processors, which is also in charge of high-level tasks like power control, monitoring of electrical variables, switching frequency settings, configuration of peripherals (IP cores), etc.

The phase-accumulator-based modulator, the control of the ADCs, and the identification method itself are implemented in the PL (packaged as IP cores) due to the requirements in

TABLE II
PROTOTYPE CIRCUIT PARAMETERS

Symbol	Description	Value
\hat{V}_B	Peak bus voltage	325 V
f_{mains}	Mains frequency	50 Hz
C_r	Resonant capacitor	1080 nF (1 st load)
		540 nF (2 nd load)
C_B	Bus capacitor	6.6 μ F
C_s	Snubber capacitor	15 nF

terms of high speed and parallelism. The ADCs are controlled through a serial peripheral interface (SPI), the communications between the IP cores and the ARM processor is accomplished through the Advanced eXtensible Interface 4 Lite (AXI4-Lite), and the AXI4-Stream protocol is used to send the load-identification data from the PL to the DMA controller.

The second processor runs an operating system called petalinux that facilitates the communication with a laptop in which a graphical user interface was programmed in Matlab. This communication is based on TCP/IP protocol and allows the system to send the load-identification data from the SDRAM to the laptop. To limit the ARM utilization and for post-processing reasons, instead of transferring the $R_{1h} - L_{1h}$ values to the laptop, the components $V_{L,c}$, $V_{L,s}$, $I_{L,c}$ and $I_{L,s}$, and the instantaneous switching frequency are transferred, and (11) is computed directly in Matlab. All these systems together enable a quasi real-time visualization of the load, as well as a greatly efficient test bench for pots identification and data logging.

B. Experimental validation

High-accuracy instruments like impedance analyzers and LCR-meters are frequently used to identify the impedance parameters of the inductors [30]. However, these instruments only apply to small-signal conditions. Given the non-linearities of DIH, the identification under small-signal conditions does not give enough information, hence in this work a different approach is applied to validate the measurements of the prototype.

A bus period, T_B , of the signals v_L and i_L was captured and saved with a digital oscilloscope sampling at 100 Msps. At the same time, the SoC run the load-identification algorithm, and the data was transferred to the laptop.

To validate the algorithm, the waveforms captured with the oscilloscope during T_B were divided into 100 slots, and for each of them, the average first-harmonic equivalent impedance was computed. To do so, (2) was applied substituting N by the number of samples per slot, i.e. a million samples. Previously, a *Blackman* window was applied to every slot of v_L and i_L to reduce the spectral leakage.

These 100 values of R and L were compared to the real-time identification obtained with the PSD algorithm implemented into the SoC, and this process was repeated for several switching frequencies and different pots. An example of the mentioned comparison can be observed in Fig. 5,





Fig. 4. Experimental setup and conceptual block diagram.


 Fig. 5. Comparison between the equivalent $R - L$ load obtained with data captured through oscilloscope versus the real-time implementation (variation during an ac bus period, crest value of bus voltage at 5 ms). Three different types of pots are shown: (a),(d) Enamelled pot. (b),(e) Sandwich-type pot. (c),(f) Multi-layered pot.

where the equivalent impedances of three pots with different material properties are shown. It can be seen that the online implementation offers an accurate tracking of the equivalent impedance, although larger differences are given during the two outer milliseconds of T_B . This can be due to the fixed-point implementation of the algorithm and the quantization of the ADCs, which do not take advantage of their whole dynamic range when the bus voltage is low (outermost sides of T_B).

The waveforms obtained with the oscilloscope were captured with high resolution at 100 Msps and the offline calculations were performed in double precision. Taking into account that the ADCs of the prototype sample at 2.78 Msps and the low-pass filtering is implemented in fixed-point precision, the accuracy of the results is promisingly good.

V. APPLICATIONS

There are many use cases where the presented identification algorithm could provide the appliance with relevant improvements. Some of which are presented in this section.

In the literature, the average equivalent impedance (only one value per bus cycle) was already utilized to detect substitutions of different pots [18]. It is worth mentioning that the in-cycle identification would not provide much improvement respect to the mentioned work for relatively slow dynamic events (around a few tens of milliseconds) like pot removals or temperature changes of pot content (e.g. pouring cold water in boiling one). Therefore, the importance of the proposed method does not lie in slow dynamic behaviors, but in faster frequency phenomena. Some of the potential features are presented in this section.




Fig. 6. Averaged equivalent inductance during a bus period. Materials with: (a) soft saturation level, (b) deep saturation level.




Fig. 7. Instantaneous equivalent inductance during 10 ms (peak bus voltage at 5 ms). Materials with: (a) soft saturation level, (b) deep saturation level.

A. Identification of pot material

It is shown that the $R - L$ parameters vary with f_{sw} and i_L : $R(f_{sw}, i_L)$ and $L(f_{sw}, i_L)$. The physics behind this dependence lies in the magnetic permeability, μ , of the pot material [31]. Different ferromagnetic materials have different penetration depths, and this phenomenon is mainly reflected on their equivalent inductance. The equivalent inductance of a pot with soft saturation level is more dependent on the switching frequency, meaning that as f_{sw} decreases, the equivalent L increases. Whereas the inductance of pots with soft saturation level is inversely related to the switching frequency, the inductance of pots with deep saturation level is directly related to the frequency due to the material saturation and magnetic permeability reduction [11]. This effect can be observed in Fig. 6, where the averaged (during T_B) equivalent inductance of two pots, one with soft and another one with deep saturation level, is shown for different switching frequencies.

The response of these two materials (in terms of equivalent inductance) to a change of f_{sw} is the opposite, meaning that to presume which kind of material is being heated, the appliance may have to sweep a bunch of switching frequencies to calculate that relative variation or slope sign. However, since the bus voltage is an ac wave, the application of different excitation voltages and, consequently, currents, can also be used to identify the material without the need of modifying the switching frequency. In Fig. 7 the instantaneous inductance (during a bus cycle) of the pots whose averaged equivalent inductance was shown in Fig. 6 is depicted. These inductances were obtained at $f_{sw} = 75$ kHz, frequency at which the hob normally starts the modulation. This means that as soon as




Fig. 8. Load current (40 A/div) when material is saturated by Curie temperature. Power supply automatically cuts power if mains current is greater than 16 A.

the user places the pot over the inductor, and only a bus cycle later, the system can presume the type of material that is to be heated.

One of the advantages of presuming the saturation level of the material is that it would be possible to predict how the average equivalent inductance would change with a variation of f_{sw} . This information could be used, for instance, to know how far the system is from its resonant frequency at each excitation level (assuming C_r is known), to predict how the resonant frequency of the system would change with a variation of f_{sw} (due to the variation of L), to enable newer power-control strategies and to adapt the controller coefficients depending on the type of pot.

B. Detection of pot saturation

Apart from deeper or softer saturation levels, there exist a characteristic parameter of ferromagnetic materials that limits the maximum temperature at which they remain ferromagnetic, which is called Curie temperature [32].

When a ferromagnetic material is heated above its Curie temperature it loses its ferromagnetic properties and turns into a paramagnetic material, which is not suitable for DIH. This can happen, for instance, when water is boiled in a pot with a relatively low Curie temperature and it runs out of water. Then, the power cannot be dissipated and its temperature increases. When the Curie temperature is reached, the behavior is similar to a sudden “load disappearance”, which quickly decreases the equivalent resistance and inductance. If the system cannot predict this phenomenon, the current drastically increases, compromising the integrity of the electronic components. This effect is shown in Fig. 8, where the switching frequency is constant and the load current almost doubles its peak value from 90 to 170 A in less than half a second (final current values are zero because of the power supply protection).

In Fig. 9 a zoom-in of the load current under normal operation of the system and under saturation is shown. This effect can be seen in the equivalent impedance, and it can be predicted before it happens. In Fig. 10 the equivalent inductance under normal operation and at different instants




Fig. 9. Zoom-in of load current (40 A/div) under constant switching frequency, 40 kHz. (a) Normal operation. (b) Saturated material by Curie temperature.




Fig. 10. Equivalent inductance under normal operation and saturated conditions (1, 0.5 and 0.25 seconds before power supply protects the appliance). Data extracted through the SoC.

before the power supply protects the appliance is shown. It can be seen how the shape of the equivalent inductance starts to warp. This information can be used to prevent the system before larger saturation happens and, consequently, limiting the peak currents and protecting the appliance.

C. User-patterns detection

When sauteing, it is quite common among end-users to toss or stir the ingredients by shaking the pan instead of mixing them with a spoon. This has no negative effect on traditional stoves (resistive or gas), but concerns DIH manufacturers because the equivalent impedance of the load varies continuously and relatively quickly.

When the appliance initially turns on, the modulation starts at the maximum switching frequency, i.e. 75 kHz. Since the power – f_{sw} curve is not known beforehand, the power level required by the user is gradually reached through a hill-climbing control method. When a sudden change of the electrical parameters is detected, the processor, in order to protect the appliance, resets the action, starting again at 75 kHz and repeating the same hill-climbing process. This sudden change can be generated by sauteing, leading to a continuous reset of the control, and deteriorating the response time of the supplied power and the user perception.

In Fig. 11 the equivalent resistance of the load under sauteing conditions is shown. Contiguous bus cycles are split along a third dimension to ease the interpretation.

It can be observed that this phenomenon can be easily detected looking at the equivalent resistance in the crest of v_B (at 5 ms). Thanks to the real-time identification of the




Fig. 11. Identified resistance of a soft-saturating material under the described sauteing conditions.

impedance it would be possible to avoid the unwanted effect of continuous action resets and enable faster response times.

In this case, the importance of the proposed method lies, rather than in fast-dynamic phenomena, in the local information of R_{1h} at high values of v_B (this effect is less significant at low values of v_B).

D. Standard fulfillment

Induction hobs need to comply with many standards regarding the electromagnetic compatibility with the grid. One of them imposes limits in the harmonic distortion of the mains current [33]. The resonant frequency, f_0 , of a series RLC circuit is given by:

$$f_0 = \frac{1}{2\pi\sqrt{LC_r}} \quad (12)$$

The resonant capacitor is constant, so that f_0 is inversely related to L . Let's assume a constant f_{sw} is applied during the entire bus cycle and the pot material has a deep saturation level. Looking at Fig. 5(b), it can be seen that in the center of T_B , L decreases with the excitation level, hence as the system gets closer to the resonant frequency, the power supplied increases. This means in the crest of the bus cycle, i_L is higher than it would be if the impedance was constant. Furthermore, the resistance is also smaller for high excitation voltages (see Fig. 5(b)) and, referring to the ohm law, the current is also higher than it should. These two effects overlay, deteriorating the total harmonic distortion (THD) of the mains current.

To illustrate this effect, the HBSRI is simulated at four different conditions (see Fig. 12). To simulate the variable impedance whether a non-linear model or a large dataset is needed. The identification algorithm was executed together with the information of the $f_{sw}(t)$ and $v_B(t)$ when a deep-saturating pot was placed above the inductor. With this information it is possible to simulate in Simulink-Matlab variable $R - L$ values based in real data and an interpolated look-up table. This look-up table is based on more than 30 thousand values of R and L at different f_{sw} and v_B .

When constant $R - L$ values are considered, the envelope of i_L is sinusoidal, as the mains voltage is, but when variable




Fig. 12. Effect on i_L of the variable $R-L$ parameters.

$R-L$ values are simulated, which is the case when using a real deep-saturating pot, the harmonic content of the envelope of i_L greatly increases in detriment of the IEC 61000-3-2 standard fulfillment [33]. The THD of the envelopes of the load current are calculated as:

$$\text{THD} = \frac{\sqrt{\sum_{h=2}^{40} I_h^2}}{I_1}, \quad (13)$$

where I_h denotes the rms current of the h -th harmonic, being 1 the fundamental harmonic of the 50 Hz envelope. The THD values for the conditions shown in Fig. 12 are:

- 0.11 % (constant R and L).
- 7.60 % (constant R and variable L).
- 7.22 % (variable R and constant L).
- 13.22 % (variable R and L , real situation).

The identification of this phenomenon in a real appliance could be used to generate variable switching-frequency profiles to compensate this unwanted effect of the $R-L$ variation and, more importantly, these profiles could be adapted in real time to every single pot, minimizing the THD of the mains current.

VI. CONCLUSION

In this paper a method based in a PSD algorithm that allows a real-time identification of the equivalent load of a DIH appliance is proposed. The method, once validated in simulation, is designed in Vivado and System Generator and implemented into a SoC. Then, the experimental verification, based in data captured with an oscilloscope is also performed. Additionally, the experimental results obtained with the real prototype and the SoC have been used to simulate the HBSRI with non-linear impedances.

Although the results are based on measuring the resonant-capacitor voltage, the method proposed is also valid when only v_o and i_L are measured, even though, the tolerance and variation of C_T could affect the accuracy of the identification.

Some useful applications and use cases of the proposed identification are presented. They all imply fast-dynamic phenomena or local information at a specific instant of the

bus period. Some of the main improvements the proposed algorithm provides are:

- Information about the ferromagnetic material of the pots (penetration depth): discrimination between soft and deep saturation levels.
- Over current protection thanks to the premature detection of ferromagnetic saturation by Curie temperature.
- Detection of vessel movements generated by users, leading to a potential improvement of the resetting behavior of the power control.
- Information about harmonic distortion due to the equivalent impedance variation.

REFERENCES

- [1] Z. Liu, B. Gao, and G. Y. Tian, "Natural Cracks Diagnosis System based on Novel L-shaped Electromagnetic Sensing Thermography," *IEEE Trans. Ind. Electron.*, DOI 10.1109/tie.2019.2952782, pp. 1–1, Nov. 2019.
- [2] V. Esteve, J. Jordan, E. Sanchis-Kilders, E. J. Dede, E. Maset, J. B. Ejea, and A. Ferreres, "Enhanced Pulse-Density-Modulated Power Control for High-Frequency Induction Heating Inverters," *IEEE Trans. Ind. Electron.*, vol. 62, DOI 10.1109/TIE.2015.2436352, no. 11, pp. 6905–6914, Nov. 2015.
- [3] O. Lucia, J. Acero, C. Carretero, and J. M. Burdio, "Induction heating appliances: Toward more flexible cooking surfaces," *IEEE Ind. Electron. Mag.*, vol. 7, DOI 10.1109/MIE.2013.2247795, no. 3, pp. 35–47, 2013.
- [4] O. Lucia, P. Maussion, E. J. Dede, and J. M. Burdio, "Induction heating technology and its applications: past developments, current technology, and future challenges," *IEEE Trans. Ind. Electron.*, vol. 61, DOI 10.1109/TIE.2013.2281162, no. 5, pp. 2509–2520, May. 2014.
- [5] W. Han, K. T. Chau, C. Jiang, and W. Liu, "All-Metal Domestic Induction Heating Using Single-Frequency Double-Layer Coils," *IEEE Trans. Magn.*, vol. 54, DOI 10.1109/TMAG.2018.2846548, no. 11, Nov. 2018.
- [6] H. P. Park and J. H. Jung, "Load-Adaptive Modulation of a Series-Resonant Inverter for All-Metal Induction Heating Applications," *IEEE Trans. Ind. Electron.*, vol. 65, DOI 10.1109/TIE.2018.2793270, no. 9, pp. 6983–6993, Sep. 2018.
- [7] J. Acero, R. Alonso, L. A. Barragán, C. Carretero, O. Lucia, I. Millán, J. M. Burdio, and Institution of Electrical Engineers., "Domestic induction heating impedance modeling including windings, load and ferrite substrate," *Eur. Conf. Power Electron. Appl.*, pp. 1–10, 2009.
- [8] A. Dominguez, L. A. Barragan, J. I. Artigas, A. Otin, I. Urriza, and D. Navarro, "Reduced-Order Models of Series Resonant Inverters in Induction Heating Applications," *IEEE Trans. Power Electron.*, vol. 32, DOI 10.1109/TPEL.2016.2559160, no. 3, pp. 2300–2311, Mar. 2017.
- [9] O. Jimenez, O. Lucia, I. Urriza, L. A. Barragan, and D. Navarro, "Power Measurement for Resonant Power Converters Applied to Induction Heating Applications," *IEEE Trans. Power Electron.*, vol. 29, DOI 10.1109/TPEL.2014.2304675, no. 12, pp. 6779–6788, Dec. 2014.
- [10] H. Koertzen, J. van Wyk, and J. Ferreira, "Design of the half-bridge, series resonant converter for induction cooking," in *Proc. PESC '95 - Power Electron. Spec. Conf.*, vol. 2, DOI 10.1109/PESC.1995.474899, pp. 729–735. IEEE, 1995.
- [11] J. Serrano, J. Acero, I. Lope, C. Carretero, J. M. Burdio, and R. Alonso, "Modeling of domestic induction heating systems with non-linear saturable loads," in *Conf. Proc. - IEEE Appl. Power Electron. Conf. Expo. - APEC*, DOI 10.1109/APEC.2017.7931144, pp. 3127–3133. IEEE, Mar. 2017.
- [12] M. Perez-Tarragona, H. Sarnago, O. Lucia, and J. M. Burdio, "Design and Experimental Analysis of PFC Rectifiers for Domestic Induction Heating Applications," *IEEE Trans. Power Electron.*, vol. 33, DOI 10.1109/TPEL.2017.2755367, no. 8, pp. 6582–6594, Aug. 2018.
- [13] D. Navarro, O. Lucia, L. A. Barragan, I. Urriza, and O. Jimenez, "High-level synthesis for accelerating the fpga implementation of computationally demanding control algorithms for power converters," *IEEE Trans. Ind. Informatics*, vol. 9, DOI 10.1109/TII.2013.2239302, no. 3, pp. 1371–1379, 2013.
- [14] O. Jimenez, O. Lucia, L. A. Barragan, D. Navarro, J. I. Artigas, and I. Urriza, "FPGA-Based Test-Bench for Resonant Inverter Load Characterization," *IEEE Trans. Ind. Informatics*, vol. 9, DOI 10.1109/TII.2012.2226184, no. 3, pp. 1645–1654, Aug. 2013.

[15] A. Bono-Nuez, C. Bernal-Ruiz, B. Martin-del Brio, F. J. Perez-Cebolla, and A. Martinez-Iturbe, "Applications of machine learning in induction cooking," in *IECON 2016 - 42nd Annu. Conf. IEEE Ind. Electron. Soc.*, DOI 10.1109/IECON.2016.7793141, pp. 849–854. IEEE, Oct. 2016.

[16] O. Jimenez, O. Lucia, I. Urriza, L. A. Barragan, D. Navarro, and V. Dinavahi, "Implementation of an FPGA-Based Online Hardware-in-the-Loop Emulator Using High-Level Synthesis Tools for Resonant Power Converters Applied to Induction Heating Appliances," *IEEE Trans. Ind. Electron.*, vol. 62, DOI 10.1109/TIE.2014.2360138, no. 4, pp. 2206–2214, Apr. 2015.

[17] O. Jimenez, L. Barragan, I. Urriza, O. Lucia, D. Navarro, and J. Artigas, "FPGA-based real-time harmonic impedance measurement of series resonant loads by using lock-in algorithm," in *IECON 2011 - 37th Annu. Conf. IEEE Ind. Electron. Soc.*, DOI 10.1109/IECON.2011.6119757, pp. 2808–2813. IEEE, Nov. 2011.

[18] Ó. Jiménez, Ó. Lucia, I. Urriza, L. A. Barragan, and D. Navarro, "Analysis and implementation of FPGA-based online parametric identification algorithms for resonant power converters," *IEEE Trans. Ind. Informatics*, vol. 10, DOI 10.1109/TII.2013.2294136, no. 2, pp. 1144–1153, May. 2014.

[19] H. Sarnago, Ó. Lucía, and J. M. Burdío, "FPGA-Based resonant load identification technique for flexible induction heating appliances," *IEEE Trans. Ind. Electron.*, vol. 65, DOI 10.1109/TIE.2018.2823687, no. 12, pp. 9421–9428, Dec. 2018.

[20] A. Dominguez, A. Otín, I. Urriza, L. A. Barragan, D. Navarro, and J. I. Artigas, "Load identification of domestic induction heating based on Particle Swarm Optimization," in *2014 IEEE 15th Work. Control Model. Power Electron. COMPEL 2014*, DOI 10.1109/COMPEL.2014.6877162. IEEE Computer Society, 2014.

[21] O. Jimenez, I. Urriza, L. Barragan, D. Navarro, J. Artigas, and O. Lucia, "Hardware-in-the-loop simulation of FPGA embedded processor based controls for power electronics," in *2011 IEEE Int. Symp. Ind. Electron.*, DOI 10.1109/ISIE.2011.5984385, pp. 1517–1522. IEEE, Jun. 2011.

[22] J. M. Gil-Narvion, D. Navarro, H. Sarnago, and O. Lucia, "FPGA-Based Hardware in the Loop Test-Bench for Robust Software Development of Induction Heating Appliances," in *IECON 2018 - 44th Annu. Conf. IEEE Ind. Electron. Soc.*, DOI 10.1109/IECON.2018.8591348, pp. 3497–3501. IEEE, Oct. 2018.

[23] J. Tian, J. Petzoldt, T. Reimann, M. Scherf, and G. Berger, "Modelling of asymmetrical pulse width modulation with frequency tracking control using phasor transformation for half-bridge series resonant induction cookers," in *2005 Eur. Conf. Power Electron. Appl.*, vol. 2005, DOI 10.1109/epe.2005.219418, 2005.

[24] Y. Yin, R. Zane, J. Glaser, and R. W. Erickson, "Small-signal analysis of frequency-controlled electronic ballasts," *IEEE Trans. Circuits Syst. I Fundam. Theory Appl.*, vol. 50, DOI 10.1109/TCSI.2003.815227, no. 8, pp. 1103–1110, Aug. 2003.

[25] J. M. Masciotti, J. M. Lasker, and A. H. Hielscher, "Digital Lock-In Detection for Discriminating Multiple Modulation Frequencies With High Accuracy and Computational Efficiency," *IEEE Trans. Instrum. Meas.*, vol. 57, DOI 10.1109/TIM.2007.908604, no. 1, pp. 182–189, Jan. 2008.

[26] L. A. Barragan, J. I. Artigas, O. Lucia, D. Navarro, I. Urriza, and O. Jimenez, "Frequency response measurement of DC-DC converters using a lock-in algorithm," in *2012 Twenty-Seventh Annu. IEEE Appl. Power Electron. Conf. Expo.*, DOI 10.1109/APEC.2012.6165974, pp. 1218–1223. IEEE, Feb. 2012.

[27] E. Hogenauer, "An economical class of digital filters for decimation and interpolation," *IEEE Trans. Acoust.*, vol. 29, DOI 10.1109/TASSP.1981.1163535, no. 2, pp. 155–162, Apr. 1981.

[28] J. Villa, J. I. Artigas, J. R. Beltran, A. Dominguez, and L. A. Barragan, "Analysis of the Acoustic Noise Spectrum of Domestic Induction Heating Systems Controlled by Phase-Accumulator Modulators," *IEEE Trans. Ind. Electron.*, vol. 66, DOI 10.1109/TIE.2018.2870351, no. 8, pp. 5929–5938, Aug. 2019.

[29] Xilinx, *UG958: Model-Based DSP Design Using System Generator*, 2017.

[30] J. Acero, R. Alonso, J. Burdío, L. Barragan, and D. Puyal, "Analytical equivalent impedance for a planar circular induction heating system," *IEEE Trans. Magn.*, vol. 42, DOI 10.1109/TMAG.2005.854443, no. 1, pp. 84–86, Jan. 2006.

[31] J. Acero, O. Lucia, I. Millan, L. A. Barragan, J.-M. Burdío, and R. Alonso, "Identification of the material properties used in domestic induction heating appliances for system-level simulation and design purposes," in *2010 Twenty-Fifth Annu. IEEE Appl. Power Electron. Conf. Expo.*, DOI 10.1109/APEC.2010.5433634, pp. 439–443. IEEE, Feb. 2010.

[32] L. M. Moreno-Ramirez, V. Franco, M. Pekala, and A. Conde, "Influence of Noise on the Determination of Curie Temperature From Magnetocaloric Analysis," *IEEE Trans. Magn.*, vol. 53, DOI 10.1109/TMAG.2017.2705421, no. 11, pp. 1–4, Nov. 2017.

[33] IEC Standard 61000-3-2, "Electromagnetic compatibility (EMC). Limits for harmonic current emissions (equipment input current < 16 A per phase)," 2018.



Jorge Villa (S'18) received M.Sc. degree in industrial engineering from the University of Zaragoza, Zaragoza, Spain, in 2016, where he is currently working toward the Ph.D. degree in electronic engineering.

His main research interests include resonant converters and digital control for induction heating applications.

Mr. Villa is a member of the Aragón Institute for Engineering Research (I3A), Group of Power Electronics and Microelectronics (GEPM).



Luis A. Barragán received the M.Sc. and Ph.D. degrees in physics from the University of Zaragoza, Zaragoza, Spain, in 1988 and 1993, respectively.

He is an Associate Professor with the Department of Electronic Engineering and Communications, University of Zaragoza. He has been involved in different research and development projects on induction-heating systems for home appliances. His research interests include modeling and digital control applied to domestic induction heating.

Dr. Barragán is a member of the Aragón Institute for Engineering Research (I3A), Group of Power Electronics and Microelectronics (GEPM).



José I. Artigas received the M.Sc. and Ph.D. degrees in electrical engineering from the University of Zaragoza, Zaragoza, Spain, in 1989 and 1996, respectively.

He has been with the Department of Electronic Engineering and Communications, University of Zaragoza, where he is currently an Associate Professor. He has been involved in different research and development projects. His main research interests include signal acquisition, digital control, and modulation strategies applied to power converters.

Dr. Artigas is a member of the Aragón Institute for Engineering Research (I3A), Group of Power Electronics and Microelectronics (GEPM).



Denis Navarro received the M.Sc. degree in microelectronics from the University of Montpellier, France, in 1987, and the Ph.D. degree from the University of Zaragoza, in 1992.

Since September 1988, he has been with the Department of Electronic Engineering and Communications, Universidad de Zaragoza, where he is currently a Professor. His current research interests include CAD for VLSI, low power ASIC design, and modulation techniques for power converters. He is involved in the implementation of new applications of integrated circuits.

In 1993, he designed the first SPARC microprocessor in Europe. Dr. Navarro is a member of the Aragón Institute for Engineering Research (I3A).



Alberto Domínguez received the Ph.D Degree in electronic engineering from the University of Zaragoza, Spain in 2017.

Since 2017, he is working by BSH Home Appliances in the development of new domestic induction cooktops. His main research interests include modeling, control and optimization of constrained systems, especially devoted to resonant inverters in domestic induction heating.



Tomás Cabeza received the M.Sc. in electronic engineering and M.Sc. in biomedical engineering from the University of Zaragoza, Zaragoza, Spain, in 2012 and 2013, respectively. He is currently working toward the Ph.D. degree in electronic engineering at this university.

Since 2015, he has been with Bosch and Siemens Home Appliances Group, Zaragoza, where he works in the development of new domestic induction cooktops. His main research interests include power electronics topologies, wireless power transfer, control, and PCB design, especially devoted to resonant inverters in domestic induction heating.