

Spin-Coated Heterogenous Stacked Electrodes for Performance Enhancement in CMOS-Compatible On-Chip Microsupercapacitors

Downloaded from: https://research.chalmers.se, 2022-07-02 09:45 UTC

Citation for the original published paper (version of record):

Vyas, A., Hajibagher, S., Mendez Romero, U. et al (2022). Spin-Coated Heterogenous Stacked Electrodes for Performance Enhancement in CMOS-Compatible On-Chip Microsupercapacitors. ACS Applied Energy Materials, In Press. http://dx.doi.org/10.1021/acsaem.1c03745

N.B. When citing this work, cite the original published paper.

research.chalmers.se offers the possibility of retrieving research publications produced at Chalmers University of Technology. It covers all kind of research output: articles, dissertations, conference papers, reports etc. since 2004. research.chalmers.se is administrated and maintained by Chalmers Library

Spin-Coated Heterogenous Stacked Electrodes for Performance Enhancement in CMOS-Compatible On-Chip Microsupercapacitors

Agin Vyas,* Simin Zare Hajibagher, Ulises Méndez-Romero, Shameel Thurakkal, Qi Li, Mazharul Haque, R. K. Azega, Ergang Wang, Xiaoyan Zhang, Per Lundgren, Peter Enoksson, and Anderson Smith



ABSTRACT: Integration of microsupercapacitors (MSCs) with on-chip sensors and actuators with nanoenergy harvesters can improve the lifetime of wireless sensor nodes in an Internet-of-Things (IoT) architecture. However, to be easy to integrate with such harvester technology, MSCs should be fabricated through a complementary-metal-oxide-semiconductor (CMOS) compatible technology, ubiquitous in electrode choice with the capability of heterogeneous stacking of electrodes for modulation in properties driven by application requirements. In this article, we address both these issues through fabrication of multielectrode modular, high energy density microsupercapacitors (MSC) containing reduced graphene oxide (GO), GO-heptadecane-9-amine (GO-HD9A), rGO-octadecylamine (rGO-ODA), and rGO-heptadecane-9-amine (rGO-HD9A) that



stack through a scalable, CMOS compatible, high-wafer-yield spin-coating process. Furthermore, we compare the performance of the stack with individual electrode MSCs fabricated through the same process. The individual electrodes, in the presence of 1-ethyl-3-methylimidazolium bis(trifluoromethylsulfony)imide (EMIM-TFSI), demonstrate a capacitance of 38, 30, 36, and 105 μ F cm⁻² at 20 mV s⁻¹ whereas the fabricated stack of electrodes demonstrates a high capacitance of 280 μ F cm⁻² at 20 mV s⁻¹ while retaining and enhancing the material-dependent capacitance, charge retention, and power density.

KEYWORDS: microsupercapacitors, graphene, CMOS, MEMS, spin coated, stacking, modular

INTRODUCTION

Rapid steps in integration of microelectromechanical systems (MEMS) and complementary-metal-oxide-semiconductor (CMOS) technology based integrated circuits (IC) have led to an exponentially increasing demand for electronics and, in particular, mobile electronics.¹ As electronic devices continue to shrink in size, while having better performance and expanding functionality,² their growing abundance rapidly increases the total power requirements, traditionally relying on batteries as their primary power supply.³ However, in spite of extensive research on new sustainable materials^{4–6} for battery electrodes, their lifetimes are considerably lower than the requirements for a self-reliant sensor power supply, a problem which can be solved by integrating an energy harvesting/ storage system into the device. Such integration would allow the device to be potentially self-powering.

Harvesting systems have traditionally relied on mechanisms such as sunlight, contact, or vibration to provide electrical energy.⁷ To power microelectronic circuits such as wireless sensor nodes, the energy requirement typically ranges from 100 μ W to 10 mW.⁸ Silicon photovoltaics have commercial products available that can generate power for entire households.⁹ They have a conversion efficiency of 15% for

10 mW cm⁻² of solar power present in the surroundings. MEMS vibrational piezoelectric energy harvesters and triboelectric energy harvesters have also demonstrated a potential to be on-chip devices that can support a self-reliant power supply functionality^{10,11} with harvesting capabilities of 4–100 μ W cm⁻². These devices are traditionally manufactured through CMOS compatible fabrication processes. A microsupercapacitor (MSC) is an ideal candidate for an energy storage unit for self-powering systems as it has the potential for a cycle life far superior to that of current state-of-the-art batteries.¹² Furthermore, the high-power density of the MSCs is well suited for rapid charge/discharge cycles typical for a nanoenergy harvesters. However, harnessing the full potential of these technologies requires integration of MSCs through

Received: November 29, 2021 Accepted: March 11, 2022



Α

www.acsaem.org



Figure 1. (a–j) Schematic MSC fabrication process through spin coating of electrode solution and subsequent hard masking via an aluminum layer. (k) Schematic orientation of Stack MSC electrodes during the spin-coated deposition process step.

CMOS compatible technology for a seamlessly integrated selfreliant sensor node.

CMOS compatible processes are limited to certain selection of fabrication technologies such as sputtering, thermal annealing, physical and chemical vapor deposition, electron beam evaporation, photolithography, doping, and reactive ion etching. Devices that can be fabricated through CMOS compatible processes are viable for on-chip integration with integrated circuits.¹³ To integrate MSCs into CMOS and MEMS technology in a front-end-of-line (FEOL) process, we need to address two major needs of integration. First, they must be fabricated through scalable methodologies compatible with CMOS and MEMS technology and second, the process must be ubiquitous for deposition of electrode material engineered for high energy, low self-discharge, or any other special characteristics tailor-synthesized to fulfill application necessities.

A literature survey addressing the needs of scalability and MEMS compatibility shows that silicon substrate based MSCs can be fabricated through CMOS compatible technologies such as chemical vapor deposition,¹⁴ laser scribing,¹⁵ inkjet printing,¹⁶ doping,¹⁷ layer-by-layer assembly,¹⁸ pyrolysis,¹⁹ and spin coating.^{20,21} Furthermore, several scalable techniques such as vacuum filtration,²² xurography,²³ spray coating,²⁴ and sputtering²⁵ have been applied for fabrication of solid state and flexible MSCs. Among all these processes, spin coating is one process that can be considered truly material versatile while being CMOS compatible. Spin coating is not particularly dependent on material choice; several electrode materials such as rGO,²⁶ carbon nanotubes (CNTs),¹⁵ carbon nanofibers (CNFs),¹⁴ onion-like carbon (OLC),²⁷ carbide-derived carbon (CDC),²⁸ graphene nanoparticles (GNPs),²⁹ and exfoliated graphene³⁰ can be synthesized into aqueous organic/inorganic solutions; these are critical for good spin coating.³¹ Among these, rGO has demonstrated a capacity for high-energy and -power density MSC, with graphene with large specific surface area (2630 m² g⁻¹). Furthermore, rGO can be combined with several functionalization agents to improve the capability of MSCs in the above-mentioned terms.³² Spin-coated MSCs

geared toward CMOS compatibility have been fabricated by Huang et al.³³ through laser cutting patterns on a Kapton tape mask on a Si substrate. The material is spin coated on the exposed surfaces to fabricate interdigitated electrodes. Similarly, Zhang et al.³⁴ have also demonstrated fabrication of graphene-based solid state MSC through spin coating. Both these processes, however, use Kapton tape as a masking agent. Recently, graphene-based composites mixed with Ag nanowires or single walled CNTs have been used as spin-coating material for plotter-assisted fabrication of all solid MSCs.² Similarly, graphene has been used with a combination of MXenes with CNTs for low pass filter application.³⁵ Composites of 3D-laser-induced graphene foams mixed with ZnP nanosheets have also been used for integration with triboelectric nanogenerators (TENG) in a scalable fabrication process through spin coating.³⁶ Another set of spin-coated MSCs were fabricated by Mai et al.,³⁷ where the electrodes were composed of alternated stack of rGO-CNT photoresist composites. The MSCs further illustrated spin-coating with graphene as base electrode material for property modulation as a perfect candidate for a low cost, high energy density MSC fabrication process also compatible for integration with microenergy harvesting techniques. However, to be integrated in applications such as the IoT, body implants, and RFID systems, the fabrication of MSCs through spin coating requires a standardized process plan whose process steps are incorporable in a current CMOS/MEMS fabrication facility.

We have previously demonstrated a spin-coating process for the fabrication of MSCs in a CMOS compatible spin-coating process by fabricating graphene-based rGO electrodes through an aluminum hard mask.³⁸ These devices however suffered from issues with electrode adhesion, wafer coverage of material, and uniformity in thickness of spin-coated electrodes. The spin-coating process was improved by utilizing surface roughening through Fe nanoparticles for enhanced coverage, adhesion, and uniformity.²¹ However, until now, this process has not been tested for stacking a variety of electrode materials to yield modular properties such as optimizing for energy density while demonstrating good power density.



Figure 2. (a) Au/Cr current collectors post lift-off.(b) Spin coated mixture of solutions on the wafer substrate.(c) Aluminum hard mask.(d) Stack electrodes on current collectors at the final step. (e) Camera capture of the fabricated Stack-MSC wafer (2 in.). (f) Cross section of the fabricated MSC with conductive rGO layers of approximately 1.1 μ m. (g) Optical micrograph of the Stack-MSC. (h) High resolution optical image of the finger geometry of the Stack-MSC post GO reduction.

Thus, this article demonstrates the fabrication of a modular composite stack of functionalized rGO based on four different materials. The electrode materials include postannealed reduced graphene oxide (GO), postannealed branchedalkylamino GO-heptadecane-9-amine (GO-HD9A), prereduced linear rGO-octadecylamine (rGO-ODA), and prereduced rGO-heptadecane-9-amine (rGO-HD9A), spin-coated layer-by-layer in a bottom-up approach. Organic groups such as heptadecane-9-amine (HD9A) and octadecylamine (ODA) chains improve rGO's solution stability³⁹ while preserving its latent characteristics. HD9A and ODA are branched and linear alkylamine chains, respectively. These functional groups can also allow rGO to be combined with several different materials in order to modulate the MSC characteristics. This stack of individual rGO based materials have an additive response to the capacitance characteristics of the Stack-MSC. The critical evaluation of singular-material MSCs has also been performed for each constituent of the electrode stack. We show that the MSC containing the stack of electrode materials conforms to the properties of the MSCs fabricated with individual constituent elements. The MSCs -GO-, GO-HD9A, rGO-ODA, and rGO-HD9A in the presence of 1-ethyl-3methylimidazolium bis(trifluoromethylsulfony)imide (EMIM-TFSI), demonstrate a capacitance of 38, 30, 36, and 105 μ F cm⁻² at 20 mV s⁻¹ respectively; the fabricated stack (Stack-MSC) demonstrates a capacitance of 280 μ F cm⁻² at 20 mV s^{-1} while retaining and enhancing material dependent capacitance, charge retention, and power density.

FABRICATION OF MSCS

The MSCs with stacked electrode materials are fabricated on a 2-in. Si substrate (Figure 1a). The substrate is cleaned in 1:1 $NH_3:H_2O_2$ and 1:1 $HCl:H_2O_2$ at 80 °C for 10 min, respectively. A 400 nm SiO₂ layer is thermally grown on the substrate surface to make the devices insulating. The SiO₂ surface is roughened through a thin Cr (2 nm) film annealed at 500 °C²¹ (Figure 1b). Au/Cr (100/20 nm) current collectors are deposited on the surface through a lift-off photoresist mask. The photoresist, LOR-3A (Microchem) and S1813 (Micro-Chem) is spin coated on the surface roughened substrate at 4000 pm and 2000 rpm s⁻¹ (Figure 1c). Soft baking at 180 °C for 5 min and 120 °C at 1 min 20 s is conducted. The spin-

coated photoresist is exposed in ultraviolet mask aligner under a custom chromium hard mask with current collector patterns. The photoresist is developed in MF-319 developer for 90 s. The substrate is descummed in O₂ for 1 min at 100 W. Later, gold and titanium are evaporated on the surface-enhanced substrate through electron beam evaporation (Figure 1d). The lift-off photoresist was developed in mr-REM 400 (Micro-Chem) remover solution at 35 kHz sonication for 55 min. Once the current collectors are fabricated (Figure 1e), we spin coat the electrode solutions at varying spin speeds acquired through rigorous testing of spinning all the solutions at different spin speeds to acquire the most uniform coverage on a Cr covered Si chip. For GO, GO-HD9A, rGO-ODA, and rGO-HD9A-MSCs, five layers of each were spin coated, while in the stacked MSC, all the four layers of different material are spin coated five times between intervals of vacuum drying at 100 °C (Figure 1f). The resultant thickness achieved for each layer is 180 ± 20 , 130 ± 20 , 170 ± 20 , 595 ± 40 , and 1.2 ± 0.1 μ m for GO, GO-HD9A, rGO-ODA, rGO-HD9A, and Stack-MSCs, respectively. The representation of layer order in Stack MSC is shown in Figure 1k. Once the layers have dried, poly(methyl methacrylate) (PMMA) polymer coating (20 nm) was spin coated on the surface to improve surface uniformity. An Al layer of 200 nm is deposited through electron beam evaporation (Figure 1g) on the surface of the polymer and then etched in the gaps of the MSC pattern through reactive ion etching via a Cl₂/SiCl₄ mixture in the presence of Ar (Figure 1h). The electrode stack was then etched away using an O₂ plasma recipe at 100 W at 100 mTorr (Figure 1i). Finally, the Al hard mask is etched and the samples are annealed at 500 °C to convert GO to rGO for improving the device resistance by uniformizing the stack⁴⁰ (Figure 1j).

Parts a-d of Figure 2 show the optical micrographs of the wafer substrate after each respective fabrication step. As visible in the images, the process is conformal to photoresist development with the final electrode stack taking the exact form in Figure 2d of the current collectors shown in Figure 2a. This demonstrates the feasibility of taking the device design down to micrometers, even nanometers if the lithography process enables such resolution. The wafer yield can be seen in Figure 2e, where 18 out of 24 devices fabricated on the wafer are functional. Observations from cross sectional SEM



Figure 3. (i) Schematic representation of the atomic configuration. (ii) Improvement in coverage of spin-coated electrodes after addition of a Cr nanoparticle layer (experiments conducted on a 1 cm² Si chips). (iii) cyclic voltammograms of MSC with 20 fingers with 40 μ m spacing fabricated by process described in 1 at different scan rates ranging from 100–500 mV s⁻¹. (iv) Bode plot for fabricated MSCs, for 3 g/L (a) GO in H₂O (reduced postprocess), (b) GO-HD9A in ODCB (reduced postprocess), (c) rGO-ODA in ODCB, and (d) rGO-HD9A in ODCB.

micrographs suggest a stacking of rGO sheets over a planar area in Figure 2f. The optical micrographs in parts g and h of Figure 2 show that the interdigitated fingers do not have any unetched material that can act as shorts.

RESULTS

In this section, we will first discuss the performance of individual electrodes based MSCs, i.e., GO-MSC, GO-HD9A, rGO-ODA, rGO-HD9A and then describe the electrochemical performance of the Stack-MSC, all fabricated through the process described in the Fabrication of MSCs. Finally, we present a comparison of Stack-MSC with its constituent MSCs.

The effects of surface roughening on spin-coating and performance of individual MSCs, GO, GO-HD9A, rGO-ODA, and rGO-HD9A are shown in Figure 3a-d. In Figure 3i, the molecular structures of different materials are outlined. The GO layer in Figure 3a-i is a layer of graphene with various oxidation sites, marked as red. GO-HD9A, similarly, is graphene functionalized with a branched alkane with an amine functional group, heptadecane-9-amine, and specific bonding sites. This functionalization has been achieved to increase the surface adhesion of GO and to facilitate thickness uniformity. rGO-ODA is a similar functionalization with a linear alkane group instead of branched with amine end. Moreover, it is also prefunctionalized in the solution and thus does not require post-process annealing for GO reduction. Finally, rGO-HD9A is prereduced GO-HD9A with similar properties as its precursor. The effects of surface roughening on the electrode solutions can be observed in Figure 3ii, more specifically for functionalized GO solutions where we see an extremely high change in surface coverage compared to nonroughened substrates. The electrochemical results of the fabricated MSCs can be seen in Figure 3iii. At first, it is not intuitive to see that rGO-HD9A holding the highest areal capacitance, as we would expect rGO-ODA to demonstrate a

higher specific surface area due to its unbranched alkane chain. However, since the amount of deposited rGO-HD9A, increased through higher steric interaction, is substantially higher than for the other materials, we see a higher capacity to store charge. The steric hindrance of the molecules increases the area of interaction for the subsequent spin coating of layers. The amount of deposited rGO-HD9A is approximately 3 times higher than that for GO, GO-HD9A, and rGO-ODA. However, on normalization of capacitance with respect to device volume, we notice that rGO-HD9A is among the worst performing materials. This too can be attributed to the presence of steric hindrance within the molecules.

GO-MSC in Figure 3a-iii shows a stronger quasi-rectangular behavior (determined by R) compared to other materials. R is the ratio to an ideal capacitor with a rectangular cyclic voltammogram. This can be attributed to the post annealing step that removes all the impurities from the GO flakes while reducing GO to rGO. Similarly, we see the equivalent response for GO-HD9A in Figure 3b-iii. In Figure 3iv, we evaluate the EIS spectra of the individual materials. As visible, postprocess GO demonstrates a stronger resistive behavior due to issues related to vertically oriented electrical conductivity of the film. GO-HD9A, rGO-ODA, and rGO-HD9A improve the frequency behavior of the MSC substantially through their modulated structural van der Waals bonding in the alkane chains. GO-HD9A does not store a large amount of charge, however, it shows the lowest R_{esr} among the fabricated MSCs while demonstrating the highest uniformity in performance over a large number of tested MSCs in the same batch. In summary, the chosen four materials had unique properties such as GO for strong EDL behavior, GO-HD9A for uniformity, rGO-ODA for capacitance improvement and rGO-HD9A for improved thickness.

The MSC stack constituted a layer of GO-HD9A at the bottom to improve uniformity, followed by GO for strong EDL

www.acsaem.org



Figure 4. Electrochemical characterization of Stack-MSC: (a) Cyclic voltammetry at various scan-rates and (b) GCD measurement. EIS performance of the Stack-MSC represented as (c) Nyquist, (d) Bode with C_{real} and ϕ as functions of frequency, and (e) Bode in terms of C_{imag} over a range of operational frequencies. (f) Normalized capacitance of Stack-MSC over several cyclic charge-discharge cycles.



Figure 5. (a–c) Cyclic voltammograms of the four materials, GO, GO-HD9A, rGO-ODA, and rGO-HD9A-MSCs. in comparison to Stack-MSC at (a) 20, (b) 50, and (c) 100 mV s⁻¹. (d) Comparison of areal capacitance of fabricated MSCs over a range of scan-rates, (e) chronopotentiometric scan of MSCs at 5 μ A cm⁻², and (f) areal capacitance of the MSCs when charge–discharged at various current densities.

behavior, followed by rGO-ODA for vertical conductivity and rGO-HD9A for higher electrode deposition and adhesion improvement during post processing steps. A further reason for the particular choice of material stack was obtained through EIS analysis of the fabricated MSCs. The stack design is based on a layer by layer approach of depositing material with the highest conductance first, followed by subsequent layers, i.e., GO-HD9A > GO > rGO-ODA > rGO-HD9A. The high

parasitic resistance of prereduced MSCs can be attributed to the presence of amine groups and their tail ends interacting with EMIM-TFSI electrolyte, causing higher charge transfer resistance.⁴¹ The chosen materials were spin-coated in a quasi layer-by-layer process in the order GO-HD9A, GO, rGO-ODA, and rGO-HD9A, from bottom-to-top. The stacking process was repeated five times to achieve the fabricated Stack-MSC. It is important to note that the stacking was not just four

Article

www.acsaem.org



Figure 6. (a) Bode plot of C_{real} vs frequency for Stack, GO, GO-HD9A, rGO-ODA, and rGO-HD9A. (b) Nyquist plot of the fabricated MSCs. (c) Comparison of volumetric capacitance and areal capacitance of individual material with Stack. (d) Areal power density of MSCs over increasing current density. (e) Ragone plot of energy and power density of the MSCs fabricated in the current manuscript in comparison to MSCs with EDLC material published in the recent literature.

layers in total with one material per layer, but a mixed stack with five layers of heterogeneous stacks. Figure 4 shows the electrochemical performance the Stack-MSC at various input signals.

In Figure 4b, it can be noted that the Stack-MSC demonstrates a longer time for charging at 1 μ A cm⁻² leading to an increased curvature in the GCD cycle. This shows that the leakage current influences the rate of MSC charging. Figure 4c shows the Nyquist plot of the MSC as a function of Z_{real} and $-Z_{imag}$ obtained from eqs 4 and 5 (Section S3, Device Characterization, Supporting Information: equations for real and imaginary capacitance). The device reveals an equivalent series resistance (R_{esr}) of 1.2 k Ω . This can be corroborated with the IR drop from the GCD measurements. The chargetransfer resistance of the Stack-MSC is larger as the transfer resistance of each material adds on successively in a serial combination. In-spite of its high resistance, the power density of the device is equivalent to the power density observed in GO-MSC. The Warburg impedance observed through the slanted line (after semicircular charge-transfer resistance) is indicative of a porous electrode medium. The real capacitance (C_{real}) and phase angle (ϕ) from eq 7 (Section S3, Device Characterization, Supporting Information: phase response of the output) are shown in Figure 4d, while C_{imag} is shown in Figure 4e. Here, we can see that as the frequency increases above 10 Hz, the Cimag component of Stack-MSC tends to zero, giving rise to a highly resistive device behavior. Finally, in Figure 4f, we see the cyclic charge-discharge nature of the Stack-MSC over 3000 cycles of charging and discharging at 5 μ A cm⁻². As we can see, the device demonstrates 81% of its maximum capacitance at this specific current density after only 3k cycles. The performance is however comparable to several state-of-the-art MSCs presented in literature.⁴²

The performance of Stack-MSC in comparison to individual material MSCs namely GO-, GO-HD9A-, rGO-ODA-, and rGO-HD9A-MSCs is shown in Figure 5. Parts a-c of Figure 5 show the cyclic voltammograms of the spin-coated MSCs at 20, 50, and 100 mV s⁻¹. At 20 mV s⁻¹ charging, the behavior for rGO- and HD9A-MSCs appears to be quasi rectangular in

shape. However, rGO-ODA- and rGO-HD9A-MSCs show a resistive behavior while scanning toward potentials over 0.5 V. This behavior is inherited by the Stack-MSC. Another interesting feature is that the sum of the capacitances of single electrode material MSCs is 361 μ F cm⁻² while the Stack-MSC displays an areal capacitance of 307 μ F cm⁻². The slight acuteness can be attributed to material loading at specific sites on the spin-coated wafer. Figure 5d further elucidates the finding by showing the trends for areal capacitance of different fabricated MSCs over increasing scan-rates. At 1000 mV s⁻¹, the areal capacitance of the Stack-MSC is comparable to single material MSCs. Figure 5e shows GCD measurements of MSCs at 5 μ A cm⁻². As seen also in Figure 4b, the Stack-MSC has a larger R_{esr} compared to other material MSCs. Figure 5f shows the areal capacitance of MSCs at varying current densities. As visible, at higher current density of 10 μ A cm⁻², the capacitance retention for Stack-MSC is about 50% of its original capacitance. The large drop in areal capacitance at higher current densities can be attributed to presence of the high parasitic resistance derived from the material's internal resistance. Also, the current supplied to the MSCs is calculated using the nominal total device area of 1 cm^2 . As the actual MSC electrode area is only 0.11 cm^2 , the current density in the electrode should be scaled up to 2 orders of magnitude accordingly.

Figure 6a shows the C_{real} for MSCs calculated from eq 4 and 5 (Section S3, Device Characterization, Supporting Information: equations for real and imaginary capacitance) from the EIS measurements. This form of Bode plot is useful in evaluating the confluence of capacitive and resistive device behavior through C_{real} trends. At frequencies higher than 100 Hz, the capacitive performance appears to track the strong C_{real} traits of rGO-ODA- and rGO-HD9A-MSCs. The behavior of Stack-MSC is strongly affected by the slowest response in the stack. Figure 6b shows the Nyquist plot of the fabricated MSCs. Here, we can clearly see a trend of series resistance from the materials in the Stack-MSC. The total resistance of individual MSCs' was $R_{esr} = 975 \Omega$ while the Stack-MSC has an $R_{resr} = 1.2 \ k\Omega$. GO-HD9A-, rGO-ODA-, and rGO-HD9A-



Figure 7. (a) Equivalent circuit CPE with diffusion model (Bisquert et al.⁴³). (b) Analysis of the fabricated MSCs: Stack, GO, and rGO-HD9A. Table 1 shows the calculated values for different components for the equivalent circuit.

Table	1.	Equivalent	Circuit	Modelling	Results	for	the	Fabricated	MSCs

element	Stack	GO	GO-HD9A	RGO-ODA	RGO-HD9A	Error (\pm)	Units
R_u	1221	633	109	28	221	25	Ω
Y_0	0.4μ	3.7μ	1.3μ	3.2μ	1.7μ	19n	$S^* s^{\alpha}$
α_0	0.69	0.66	0.82	0.81	0.83	7m	-
W_d	17μ	1.2p	0.82μ	0.71	0.23	0.2μ	S* s ^{0.5}
R_p	27.4k	18.9k	0.7M	1.9M	2.9M	407	Ω

MSCs show a porous electrode medium with their Nyquist slopes tending more toward the ideal capacitor behavior, while the GO-MSC reveals a high charge-transfer resistance. The Stack-MSC also shows a high charge-transfer resistance, which further strengthens the inference that individual material properties can be directly determining the properties of the combined stack.

After analyzing the material performance further, we evaluate the individual volumetric capacitance of the MSCs alongside their areal capacitances at 20 mV s⁻¹ in Figure 6c through information on the electrode thickness acquired from surface profiler measurements. The error bars correspond to standard deviation observed during thickness measurement. GO as a material demonstrates the highest volumetric capacitance followed by rGO-ODA, GO-HD9A, and then rGO-HD9A. The stack material reveals a volumetric capacitance comparable to other electrodes, so it can be assumed that the material has not undergone any severe transformation during spin coating of the stack. The average volumetric capacitance of the combined materials is 1.7 F cm⁻ compared to volumetric capacitance of the stack as 2.3 F cm^{-3} . Both the metrics are equivalent within the measured accuracy range. Figure 6d shows the power density and areal capacitance of the MSCs over a range of current densities. The material MSCs individually manage to deliver higher power densities at larger currents, especially GO-HD9A-, rGO-ODA-, and rGO-HD9A-MSCs. The resistive nature of Stack and GO leads to a poor power density for these devices. Finally, in Figure 6e, we compare the performance of the MSCs fabricated as a plot displaying their individual energy, power, capacitance densities, and equivalent series resistance.

DISCUSSION

Based on our analysis of the electrochemical results for surface enhanced spin-coating fabrication for Stack, GO, GO-HD9A, rGO-ODA, and rGO-HD9A MSCs, we present an equivalent circuit analysis for the devices in this section. The rationale for our material choices will also be discussed. Finally, we will compare the performance of the fabricated MSCs with devices in literature using either the same material or a combination of various related meta-materials.

Figure 7a shows the EIS Bode spectrum of the C_{real} for the fabricated devices using the standard equivalent circuit model constant phase element with diffusion (CPE-diff). The CPEdiff model proposed by Bisquert et al.43 is considered as a standard referential tool in literature. The model has been explained in Huang et al.⁴⁴ to model impedance responses in disordered mediums such as thick rGO films.⁴⁵ In this circuit, R_{esr} is shown by R_u in series with a constant phase element $(Y_1 = \frac{1}{Z_{Y_1}} = (j\omega)^{\alpha_0})$ in parallel with the combination of a R_p (charge-transfer resistance) and a Warburg admittance $(Y_w = \frac{1}{Z_{Y_0}} = (j\omega)^{1/2})$ in series, where α_0 is the variable that is representative of the electric response related to porosity. In Table 1, we see the resulting parameter values when fitting the model for the different devices-Stack, GO, GO-HD9A, rGO-ODA, and rGO-HD9A MSCs. After investigating the equivalent circuit parameter values for MSCs, we see that the net resulting R_{μ} for the Stack is not far off the sum of the constituents' R_{μ} values (within 20%). Similarly, the stack demonstrates a correlation to four constant phase elements in series $(Y_0^{\alpha_0})$. Both these factors fit the explanation to the behavior of the stacked electrode. For the Stack-MSC, W_d is higher which shows its improved charge retention compared to individual materials. The Warburg admittance parameter also reflects the low frequency response where the stack shows a higher capacitive value. Similarly, R_p for the Stack-MSC is lower than all MSCs excluding GO-MSC, another important consideration for charge retention through lower leakage current. The major inference is that the Stack-MSC demonstrates a combination of capacitance for all the materials at low frequencies, but it is heavily influenced by the behavior

of the material with smallest C_{real} capacitance, namely GO, in this case at high frequencies. The main advantage of the

stacked-based fabrication technique is related to its versatility with regards to deposition of different materials. We have tested the deposition of a variety of pseudocapacitive electrodes through spin coating. However, during our trials, spin coating of such electrode materials on a substrate cannot experimentally lead to a good wafer yield. One possible alternative is to mix them in a solution of graphene-based material.

For the MSC fabrication process to be compatible with CMOS fabrication, MSCs need a process plan that can be incorporated within a MEMS or CMOS process scheme without affecting the material or design quality for the other devices. While keeping these constraints in mind, the MSCs discussed in this article are fabricated using conventional photolithography, electron beam evaporation, reactive ion etching, and low temperature annealing. MEMS and CMOS devices generally require several UV lithography steps for their fabrication. The process plan for the MSCs can be incorporated at any point in the MEMS process level sequence without requiring the wafers to be transported out of the cleanroom, any Kapton masking step or using tools such as focused ion beam for RIE, to count a few general practices applied in MSC fabrication in the recent literature.⁴⁶ Furthermore, the issue of material loss during typical cleanroom processes such as photoresist development and ultrasonication has been mitigated through application of surface-roughened Cr NPs,²¹ as discussed in our previous publication.

There are a few issues regarding the CMOS compatibility of MSC fabrication that still needs to be addressed before the process can be implemented for integrated systems on-chip. First, graphene-based materials are often highly conductive flakes that can cause unwanted short circuit if they fly off and stick to other devices being fabricated in a FEOL process. Incorporation of pseudocapacitive materials such as MnO₂, V_2O_5 , Co_3O_4 , and others with graphene-based inks can also potentially lead to similar problems. Therefore, further work must be conducted on issues related to flaking of bulk graphene layers during fabrication in low pressure and high temperature environments. Second, application of Au/Ti as current collectors is not an optimum solution from a compatibility perspective. Using Pd, Pt, Mo, W, or Cr as current collectors can also be interesting options for future work as these metals are considered CMOS compatible, and they demonstrate high conductance. However, when we fabricated MSCs using Pd/Ti as current collectors and vertically oriented carbon nanofibers as the electrode material, we observed a 10 times reduction in the device capacitance and a considerable increase in device resistance while using H₂SO₄/PVA as an electrolyte.⁴⁷ Finally, using aqueous or gel electrolyte with CMOS circuit fabrication is not advisable, so there also needs to be a study on proper packaging solutions for such materials.

Increasing the number of spin-coated layers results in a higher thickness. By increasing the substrate surface roughness, we can achieve 1.1 μ m thick rGO spin-coated electrodes as discussed in our previous publication.²¹ The capacitance of those devices was 110 μ F cm⁻² (comparable to rGO-HD9A in this study). These values for rGO were achieved employing Fe nanoparticles for surface roughening. Fe nanoparticles are not CMOS compatible as Fe's boiling point is extremely low compared and furthermore, Fe is a reactive metal when in contact with ionic solutions. Therefore, in this study, we have

used Cr nanoparticles which have a higher boiling point and lower reactivity, albeit with slightly lower surface roughness. Cr is a material also used in other CMOS compatible fabrication procedures.⁴⁸

MSCs fabricated through spin coating show relatively low energy densities due to utilization of EDLC material only. In comparison to various silicon based MSCs which are fabricated through hard masking technique, the Stack-MSC performs comparatively well. Graphene-based MSC was fabricated by Wu et al.⁴⁹ using graphene transfer and current collector hard mask as electrode deposition and etching process, respectively. The MSCs delivered a performance of 80 μ F cm⁻² with an electrode thickness of 15 nm. Similarly, Beidaghi et al. combined rGO with CNTs to produce MSCs through transportation of electrode ink in SU-8 channels. The resultant device yielded a capacitance of 6.1 mF cm⁻² in the most optimum rGO-CNT composition. The high areal capacitance can be attributed to thicker electrodes deposited. Li et al.50 showed on-chip MSCs using MnO₂ in porous carbon mixture. Graphene based electrode materials have been combined with various materials such as V2O5, MoS2, CNTs, and various EDLC or pseudocapacitive materials for higher energy densities. For example, Boruah et al.²⁴ fabricated a sandwichtype MSC using mask assisted spray deposition of electrodes on a flexible substrate. As discussed previously, Yang et al.¹⁹ demonstrated a stack of MoS₂, rGO, and CNT mixed with photoresist (pyrolyzed later) for extremely high-energy densities through spin-coating. GO has also been combined with CNT powder in laser-scribed flexible MSCs for higher energy densities as described by Wen et al.¹⁵ Laser scribing is a viable alternative to spin coating. However, the laser scribed devices, when combined with different materials show a large R_{μ} because of the high-power discharge of lasers during GO to rGO conversion and etching of interdigitated patterns. On comparison with purely pseudocapacitive MSC fabricated through the CMOS compatible process shown in Si et al.,⁵¹ we note that EDLC materials demonstrate a higher energy and power density in a stacked combination.

For future work in improving MSCs, the pseudocapacitive materials can be tested for spin-coating and stacking using graphene oxide inks. As discussed before, the performance of Stack-MSC resembles the behavior of material with lowest power density, use of pseudocapacitive material would need to be optimized in the carbon material solution. Furthermore, there is a need for investigation in proper packaging techniques for CMOS compatibility for proper encapsulation of ionic liquids. Proper choice of electrolyte is another important consideration for high performance MSCs. MSC performance in devices discussed in the literature survey generally utilize H_2SO_4/PVA electrolyte. This is an aqueous electrolyte which has small ions compatible with microporous electrodes. Utilization of H₂SO₄/PVA on Stack-MSCs would yield a capacitive performance is expected to be 2-3 times better than EMIM-TFSI. However, using any acid is detrimental to a CMOS fabrication process, as SiO_2 is reactive to them. Therefore, to ensure CMOS compatibility, we have used an ionic liquid electrolyte. Another direction of work can concern the implementation and advancement of solid state electrolytes with high ionic conductivity.

CONCLUSION

In summary, we have presented a heterogeneous stacked multielectrode spin-coated CMOS compatible MSC with four

different types of EDLC material based on graphene composites optimized for spin coating. The materials, GO, GO-HD9A, rGO-ODA, and rGO-HD9A, reveal electrochemical and processing qualities such as high capacitance, spin-coated uniformity, and low Resr. We have demonstrated that individual electrode characteristics translate into comparatively high energy density stacked MSCs having a capacitance of 280 μ F cm⁻² while retaining GO's relatively high power density of 0.1 mW cm⁻². Hence, we have verified the applicability of a fabrication method that can be used for different materials with controlled spin-coating parameters for the applied electrode solution on a Cr nanoparticle roughened surface for improved adhesion, uniformity, and coverage. The robustness of the fabrication process furthermore enables a more standardized evaluation of electrode material performance for substrate-based planar solid state MSCs.

ASSOCIATED CONTENT

③ Supporting Information

The Supporting Information is available free of charge at https://pubs.acs.org/doi/10.1021/acsaem.1c03745.

Experimental section and characterization information (PDF)

AUTHOR INFORMATION

Corresponding Author

Agin Vyas – Department of Microtechnology and Nanoscience (MC2), Chalmers University of Technology, 41296 Gothenburg, Sweden; Occid.org/0000-0002-9064-6280; Email: agin@chalmers.se

Authors

- Simin Zare Hajibagher Department of Microtechnology and Nanoscience (MC2), Chalmers University of Technology, 41296 Gothenburg, Sweden
- Ulises Méndez-Romero Department of Chemistry and Chemical Engineering, Chalmers University of Technology, 41296 Gothenburg, Sweden
- Shameel Thurakkal Department of Chemistry and Chemical Engineering, Chalmers University of Technology, 41296 Gothenburg, Sweden
- Qi Li Department of Microtechnology and Nanoscience (MC2), Chalmers University of Technology, 41296 Gothenburg, Sweden; © orcid.org/0000-0001-6422-5020

Mazharul Haque – Department of Microtechnology and Nanoscience (MC2), Chalmers University of Technology, 41296 Gothenburg, Sweden

R. K. Azega – Department of Microtechnology and Nanoscience (MC2), Chalmers University of Technology, 41296 Gothenburg, Sweden

Ergang Wang – Department of Chemistry and Chemical Engineering, Chalmers University of Technology, 41296 Gothenburg, Sweden; Occid.org/0000-0002-4942-3771

Xiaoyan Zhang – Department of Chemistry and Chemical Engineering, Chalmers University of Technology, 41296 Gothenburg, Sweden

Per Lundgren – Department of Microtechnology and Nanoscience (MC2), Chalmers University of Technology, 41296 Gothenburg, Sweden; © orcid.org/0000-0003-3234-1670

Peter Enoksson – Department of Microtechnology and Nanoscience (MC2), Chalmers University of Technology, 41296 Gothenburg, Sweden; Enoaviatech AB, 112 26 Stockholm, Sweden

Anderson Smith – Department of Electrical Engineering, Chalmers University of Technology, 41296 Gothenburg, Sweden

Complete contact information is available at: https://pubs.acs.org/10.1021/acsaem.1c03745

Notes

The authors declare no competing financial interest.

ACKNOWLEDGMENTS

This project has received funding from the European Union's Horizon 2020 research and innovation program under Grant Agreement No. 101006963 (GreEnergy). The authors acknowledge the funding from the projects Vinnova, Area of Advance (AoA) MESSIAH, and SAAB Hogeffektradar. The authors also thank Chalmers NanoFabLab for their cleanroom expertise and Dr. Jinhua Sun for his inputs.

■ REFERENCES

(1) Hertwich, E. G.; Roux, C. Greenhouse gas emissions from the consumption of electric and electronic equipment by Norwegian households. *Environ. Sci. Technol.* **2011**, *45*, 8190–8196.

(2) Shalf, J. The future of computing beyond Moore's law. *Philosophical Transactions of the Royal Society A* **2020**, 378, 20190061.

(3) Zheng, S.; Shi, X.; Das, P.; Wu, Z.-S.; Bao, X. The road towards planar microbatteries and micro-supercapacitors: from 2D to 3D device geometries. *Adv. Mater.* **2019**, *31*, 1900583.

(4) Ge, J.; Fan, L.; Rao, A. M.; Zhou, J.; Lu, B. Surface-substituted Prussian blue analogue cathode for sustainable potassium-ion batteries. *Nature Sustainability* **2021**, 1–10.

(5) Zhu, Y.; Cui, Y.; Alshareef, H. N. An Anode-Free Zn-MnO2 Battery. *Nano Lett.* 2021, 21, 1446–1453.

(6) Sun, J.; Sadd, M.; Edenborg, P.; Grönbeck, H.; Thiesen, P. H.; Xia, Z.; Quintano, V.; Qiu, R.; Matic, A.; Palermo, V. Real-time imaging of Na+ reversible intercalation in âĂIJJanusâĂİ graphene stacks for battery applications. *Science advances* **2021**, *7*, eabf0812.

(7) Vyas, A.; Staaf, H.; Rusu, C.; Ebefors, T.; Liljeholm, J.; Smith, A. D.; Lundgren, P.; Enoksson, P. A micromachined coupled-cantilever for piezoelectric energy harvesters. *Micromachines* **2018**, *9*, 252.

(8) Vullers, R.; van Schaijk, R.; Doms, I.; Van Hoof, C.; Mertens, R. Micropower energy harvesting. *Solid-State Electron.* **2009**, *53*, 684–693.

(9) Green, M. A. Silicon photovoltaic modules: a brief history of the first 50 years. *Progress in Photovoltaics: Research and applications* **2005**, 13, 447–455.

(10) Todaro, M. T.; Guido, F.; Mastronardi, V.; Desmaele, D.; Epifani, G.; Algieri, L.; De Vittorio, M. Piezoelectric MEMS vibrational energy harvesters: Advances and outlook. *Microelectron. Eng.* **2017**, *183*, 23–36.

(11) Hamid, H. A.; Çelik-Butler, Z. A novel MEMS triboelectric energy harvester and sensor with a high vibrational operating frequency and wide bandwidth fabricated using UV-LIGA technique. *Sensors and Actuators A: Physical* **2020**, *313*, 112175.

(12) Smith, A.; Li, Q.; Vyas, A.; Haque, M. M.; Wang, K.; Velasco, A.; Zhang, X.; Thurakkal, S.; Quellmalz, A.; Niklaus, F.; et al. Carbonbased electrode materials for microsupercapacitors in self-powering sensor networks: present and future development. *Sensors* **2019**, *19*, 4231.

(13) Sze, S. M.; Li, Y.; Ng, K. K. Physics of semiconductor devices; John Wiley & Sons: 2021.

(14) Vyas, A.; Wang, K.; Li, Q.; Saleem, A. M.; Bylund, M.; Andersson, R.; Desmaris, V.; Smith, A.; Lundgren, P.; Enoksson, P. Impact of electrode geometry and thickness on planar on-chip microsupercapacitors. *RSC Adv.* **2020**, *10*, 31435–31441. (15) Wen, F.; Hao, C.; Xiang, J.; Wang, L.; Hou, H.; Su, Z.; Hu, W.; Liu, Z. Enhanced laser scribed flexible graphene-based microsupercapacitor performance with reduction of carbon nanotubes diameter. *Carbon* **2014**, *75*, 236–243.

(16) Singh, M.; Haverinen, H. M.; Dhagat, P.; Jabbour, G. E. Inkjet printing-process and its applications. *Advanced materials* **2010**, *22*, 673–685.

(17) Wu, Z.-S.; Tan, Y.-Z.; Zheng, S.; Wang, S.; Parvez, K.; Qin, J.; Shi, X.; Sun, C.; Bao, X.; Feng, X.; et al. Bottom-up fabrication of sulfur-doped graphene films derived from sulfur-annulated nanographene for ultrahigh volumetric capacitance micro-supercapacitors. *J. Am. Chem. Soc.* **2017**, *139*, 4506–4512.

(18) Wu, Z.-S.; Parvez, K.; Winter, A.; Vieker, H.; Liu, X.; Han, S.; Turchanin, A.; Feng, X.; Müllen, K. Layer-by-layer assembled heteroatom-doped graphene films with ultrahigh volumetric capacitance and rate capability for micro-supercapacitors. *Adv. Mater.* **2014**, *26*, 4552–4558.

(19) Yang, W.; He, L.; Tian, X.; Yan, M.; Yuan, H.; Liao, X.; Meng, J.; Hao, Z.; Mai, L. Carbon-MEMS-based alternating stacked MoS2@ rGO-CNT micro-supercapacitor with high capacitance and energy density. *Small* **2017**, *13*, 1700639.

(20) Vyas, A.; Li, Q.; Cornaglia, F.; Wang, K.; Anderson, A.; Haque, M.; Kuzmenko, V.; Smith, A.; Lundgren, P.; Enoksson, P. Surface Roughening with Iron Nanoparticles for Promoted Adhesion of Spin Coated Microsupercapacitor Electrodes. *MRS Advances* **2019**, *4*, 1335–1340.

(21) Vyas, A.; Wang, K.; Anderson, A.; Velasco, A.; van den Eeckhoudt, R.; Haque, M. M.; Li, Q.; Smith, A.; Lundgren, P.; Enoksson, P. Enhanced Electrode Deposition for On-Chip Integrated Micro-Supercapacitors by Controlled Surface Roughening. *ACS omega* **2020**, *5*, 5219–5228.

(22) Zhao, J.; Shi, Q.; Guo, Y.; Wang, X.; Wang, D.; Tan, F.; Jiang, L.; Yu, Y. Flash foam stamp-inspired fabrication of flexible in-plane graphene integrated micro-supercapacitors on paper. *J. Power Sources* **2019**, 433, 226703.

(23) Kim, S.-W.; Kang, K.-N.; Min, J.-W.; Jang, J.-H. Plotter-assisted integration of wearable all-solid-state micro-supercapacitors. *Nano Energy* **2018**, *50*, 410–416.

(24) Boruah, B. D.; Nandi, S.; Misra, A. Layered assembly of reduced graphene oxide and vanadium oxide heterostructure supercapacitor electrodes with larger surface area for efficient energy-storage performance. ACS Applied Energy Materials 2018, 1, 1567–1574.

(25) Göhlert, T.; Siles, P. F.; Päßler, T.; Sommer, R.; Baunack, S.; Oswald, S.; Schmidt, O. G. Ultra-thin all-solid-state micro-supercapacitors with exceptional performance and device flexibility. *Nano Energy* **2017**, *33*, 387–392.

(26) Gholami Laelabadi, K.; Moradian, R.; Manouchehri, I. One-Step Fabrication of Flexible, Cost/Time Effective, and High Energy Storage Reduced Graphene Oxide@ PANI Supercapacitor. ACS Applied Energy Materials **2020**, *3*, 5301–5312.

(27) Pech, D.; Brunet, M.; Durou, H.; Huang, P.; Mochalin, V.; Gogotsi, Y.; Taberna, P.-L.; Simon, P. Ultrahigh-power micrometresized supercapacitors based on onion-like carbon. *Nature Nanotechnol.* **2010**, *5*, 651–654.

(28) Chmiola, J.; Largeot, C.; Taberna, P.-L.; Simon, P.; Gogotsi, Y. Monolithic carbide-derived carbon films for micro-supercapacitors. *science* **2010**, *328*, 480–483.

(29) Zhang, L.; DeArmond, D.; Alvarez, N. T.; Malik, R.; Oslin, N.; McConnell, C.; Adusei, P. K.; Hsieh, Y.-Y.; Shanov, V. Flexible microsupercapacitor based on graphene with 3D structure. *Small* **2017**, *13*, 1603114.

(30) Lu, Y.; Zheng, Y.; Zhang, H.; He, X.; Yang, Q.; Wu, J. A high performance and flexible in-plane asymmetric micro-supercapacitor (MSC) fabricated with functional electrochemical-exfoliated graphene. *J. Electroanal. Chem.* **2020**, *866*, 114169.

(31) Xiong, G.; Meng, C.; Reifenberger, R. G.; Irazoqui, P. P.; Fisher, T. S. A review of graphene-based electrochemical microsupercapacitors. *Electroanalysis* **2014**, *26*, 30–51. (32) Lee, S. H.; Lee, J.; Jung, J.; Cho, A. R.; Jeong, J. R.; Dang Van, C.; Nah, J.; Lee, M. H. Enhanced Electrochemical Performance of Micro-Supercapacitors Via Laser-Scribed Cobalt/Reduced Graphene Oxide Hybrids. ACS Appl. Mater. Interfaces 2021, 13, 18821–18828. (33) Huang, K.; et al. Laser printer patterned sacrificed layer for arbitrary design and scalable fabrication of the all-solid-state interdigitated in-planar hydrous ruthenium oxide flexible micro supercapacitors. J. Power Sources 2019, 417, 108–116.

(34) Zhang, L.; Liu, L.; Liu, C.; Li, X.; Liu, F.; Zhao, W.; Wang, S.; Wu, F.; Zhang, G. Photolithographic fabrication of graphene-based all-solid-state planar on-chip microsupercapacitors with ultrahigh power characteristics. J. Appl. Phys. **2019**, 126, 164308.

(35) Xu, S.; Liu, W.; Hu, B.; Wang, X. Circuit-integratable high-frequency micro supercapacitors with filter/oscillator demonstrations. *Nano Energy* **2019**, *58*, 803–810.

(36) Zhang, C.; Peng, Z.; Huang, C.; Zhang, B.; Xing, C.; Chen, H.; Cheng, H.; Wang, J.; Tang, S. High-energy all-in-one stretchable micro-supercapacitor arrays based on 3D laser-induced graphene foams decorated with mesoporous ZnP nanosheets for self-powered stretchable systems. *Nano Energy* **2021**, *81*, 105609.

(37) Yang, Y.; He, L.; Tang, C.; Hu, P.; Hong, X.; Yan, M.; Dong, Y.; Tian, X.; Wei, Q.; Mai, L. Improved conductivity and capacitance of interdigital carbon microelectrodes through integration with carbon nanotubes for micro-supercapacitors. *Nano Research* **2016**, *9*, 2510– 2519.

(38) Smith, A.; Li, Q.; Anderson, A.; Vyas, A.; Kuzmenko, V.; Haque, M.; Staaf, L.; Lundgren, P.; Enoksson, P. Toward CMOS compatible wafer-scale fabrication of carbon-based microsupercapacitors for IoT. *Journal of Physics: Conference Series* **2018**, *1052*, 012143.

(39) Mendez-Romero, U. A.; Pérez-García, S. A.; Xu, X.; Wang, E.; Licea-Jiménez, L. Functionalized reduced graphene oxide with tunable band gap and good solubility in organic solvents. *Carbon* **2019**, *146*, 491–502.

(40) Renteria, J. D.; Ramirez, S.; Malekpour, H.; Alonso, B.; Centeno, A.; Zurutuza, A.; Cocemasov, A. I.; Nika, D. L.; Balandin, A. A. Strongly anisotropic thermal conductivity of free-standing reduced graphene oxide films annealed at high temperature. *Adv. Funct. Mater.* **2015**, *25*, 4664–4672.

(41) Ghilane, J.; Martin, P.; Randriamahazaka, H.; Lacroix, J.-C. Electrochemical oxidation of primary amine in ionic liquid media: Formation of organic layer attached to electrode surface. *Electrochemistry communications* **2010**, *12*, 246–249.

(42) Liang, J.; Mondal, A. K.; Wang, D.-W.; Iacopi, F. Graphene-Based Planar Microsupercapacitors: Recent Advances and Future Challenges. *Advanced Materials Technologies* **2019**, *4*, 1800200.

(43) Bisquert, J.; Garcia-Belmonte, G.; Bueno, P.; Longo, E.; Bulhöes, L. O. S. Impedance of constant phase element (CPE)blocked diffusion in film electrodes. *J. Electroanal. Chem.* **1998**, *452*, 229–234.

(44) Huang, J.; Gao, Y.; Luo, J.; Wang, S.; Li, C.; Chen, S.; Zhang, J. Review–Impedance Response of Porous Electrodes: Theoretical Framework, Physical Models and Applications. *J. Electrochem. Soc.* **2020**, *167*, 166503.

(45) Kim, H.-J.; Kim, D.; Jung, S.; Yi, S. N.; Yun, Y. J.; Chang, S. K.; Ha, D. H. Charge transport in thick reduced graphene oxide film. *J. Phys. Chem. C* 2015, *119*, 28685–28690.

(46) Wang, Y.; Zhao, Y.; Qu, L. Laser fabrication of functional micro-supercapacitors. *Journal of Energy Chemistry* **2021**, *59*, 642–665.

(47) Vyas, A.; Cornaglia, F.; Rattanasawatesun, T.; Li, Q.; Haque, M.; Sun, J.; Kuzmenko, V.; Smith, A.; Lundgren, P.; Enoksson, P. Investigation of palladium current collectors for vertical graphene-based microsupercapacitors. *Journal of Physics: Conference Series* **2019**, 1319, 012007.

(48) Kim, M.; Saia, R. Mo/Cr Metallization for Silicon Device Interconnection. *MRS Online Proceedings Library (OPL)* **1986**, 71, 325. (49) Wu, Z.-S.; Parvez, K.; Feng, X.; Müllen, K. Graphene-based inplane micro-supercapacitors with high power and energy densities. *Nat. Commun.* **2013**, *4*, 1–8.

(50) Li, S.; Wang, X.; Shen, C. High-energy-density on-chip supercapacitors using manganese dioxide-decorated direct-prototyped porous carbon electrodes. 2014 IEEE 27th International Conference on Micro Electro Mechanical Systems (MEMS) 2014, 405–408.

(51) Si, W.; Yan, C.; Chen, Y.; Oswald, S.; Han, L.; Schmidt, O. G. On chip, all solid-state and flexible micro-supercapacitors with high performance based on MnO_x/Au multilayers. *Energy Environ. Sci.* **2013**, *6*, 3218–3223.

