



The University of Manchester Research

## Corrections to "Low-Voltage IGZO TFTs Using Solution-Deposited OTS-Modified Ta2O5 Dielectric"

**DOI:** 10.1109/TED.2020.3012115

### **Document Version**

Accepted author manuscript

Link to publication record in Manchester Research Explorer

### Citation for published version (APA):

Mohammadian, N., Das, B. C., & Majewski, L. A. (2020). Corrections to "Low-Voltage IGZO TFTs Using Solution-Deposited OTS-Modified Ta\_O\_ Dielectric". *IEEE Transactions on Electron Devices*, 67(10), 4545-4545. https://doi.org/10.1109/TED.2020.3012115

Published in:

**IEEE Transactions on Electron Devices** 

### Citing this paper

Please note that where the full-text provided on Manchester Research Explorer is the Author Accepted Manuscript or Proof version this may differ from the final Published version. If citing, it is advised that you check and use the publisher's definitive version.

### **General rights**

Copyright and moral rights for the publications made accessible in the Research Explorer are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

### **Takedown policy**

If you believe that this document breaches copyright please refer to the University of Manchester's Takedown Procedures [http://man.ac.uk/04Y6Bo] or contact uml.scholarlycommunications@manchester.ac.uk providing relevant details, so we can investigate your claim.



# Corrections to "Low-Voltage IGZO TFTs Using Solution-Deposited OTS-Modified Ta<sub>2</sub>O<sub>5</sub> Dielectric"

N. Mohammadian, Member, IEEE, B. C. Das, and L. A. Majewski, Senior Member, IEEE

Abstract—Unfortunately, there are few typographical errors in the above paper. First of all, the Equation (4) is incomplete and the corrected formula is given here. Secondly, the unit of the interfacial trap density ( $N_{it}$ ) is corrected in three places. Thirdly, the caption of Fig. 6 is corrected to accurately reflect the device structure. The corrections have no influence on the discussion and conclusions of the paper.

*Index Terms*—Anodization, indium gallium zinc oxide (IGZO), low-voltage thin film transistors (TFTs), self-assembled monolayer (SAM), tantalum pentoxide.

There are few typographical errors in our paper [1]. Firstly, the Equation (4) that allows calculation of the interfacial trap density ( $N_{it}$ ) should be written as [2, 3]:

$$N_{\rm it} = \left(\frac{\mathrm{SS}\log(e)}{kT/q} - 1\right)\frac{c_G}{q^2} \tag{4}$$

where  $C_G$  is the gate capacitance density, q is the electron charge, k is the Boltzmann's constant, T is the temperature, and SS is subthreshold swing. The  $N_{it}$  values given in [1] were calculated using the above formula and are correct.

Secondly, the unit of  $N_{it}$  on page 4 of [1] should be cm<sup>-2</sup> eV<sup>-1</sup>. Accordingly,  $N_{it}$  was calculated to be  $4.1 \times 10^{12}$  cm<sup>-2</sup> eV<sup>-1</sup>,  $4.4 \times 10^{12}$  cm<sup>-2</sup> eV<sup>-1</sup>, and  $2.1 \times 10^{12}$  cm<sup>-2</sup> eV<sup>-1</sup> for devices A, B, and C, respectively.

Manuscript received...; revised...; accepted...; Date of publication...; date of current version .... This work was supported by the University Grants Commission (UGC) and UK-India Education and Research Initiative (UKIERI) under Grant 2017/18-015 and Grant 184-15/2018(IC). The review of this article was arranged by Editor ... (*Corresponding author: L. A. Majewski.*)

N. Mohammadian and L. A. Majewski are with the Department of Electrical and Electronic Engineering, The University of Manchester, Manchester M13 9PL, U.K. (e-mail: navid.mohammadian@manchester.ac.uk; leszek.majewski@manchester.ac.uk).

B. C. Das is with the School of Physics, Indian Institute of Science Education and Research Thiruvananthapuram (IISER TVM), Thiruvananthapuram 695551, India (e-mail: bikas@iisertvm.ac.in).

Color versions of one or more of the figures in this article are available online at http://ieeexplore.ieee.org.

Digital Object Identifier ...

Thirdly, the description of the device structure in the caption of Fig. 6 is not accurate and is different from the description of the device structure used in the text. Fig. 6 with the correct caption is shown below.



Fig. 6. 3-D schematic of the fabricated  $Ta/Ta_2O_5/OTS/IGZO/A1$  TFTs using SAM-modified  $Ta_2O_5$  gate dielectric.

The corrections have no influence on the discussion and conclusions of the paper.

#### REFERENCES

- N. Mohammadian, B. C. Das, and L. A. Majewski, "Low-Voltage IGZO TFTs Using Solution-Deposited OTS-Modified Ta<sub>2</sub>O<sub>5</sub> Dielectric," *IEEE Trans. on Electron Devices*, vol. 67, no. 4, pp. 1625-1631, April 2020, doi: <u>10.1109/TED.2020.2976634</u>.
- [2] W. Cai, S. Park, J. Zhang, J. Wilson, Y. Li, Q. Xin, L. Majewski, and A. Song, "One-Volt IGZO Thin-Film Transistors With Ultra-Thin, Solution-Processed AlxOy Gate Dielectric," *IEEE Electron Device Letters*, vol. 39, no. 3, pp. 375-378, March 2018, doi: 10.1109/LED.2018.2798061.
- [3] S. M. Sze, and K. K. Ng, "Physics of Semiconductor Devices," John Wiley & Sons, 2007, doi: <u>10.1002/0470068329</u>