# A Digital Signal Processing Teaching Methodology Using Concept-Mapping Techniques

M. R. Martínez-Torres, F. J. Barrero García, *Senior Member, IEEE*, S. L. Toral Marín, *Member, IEEE*, and S. Gallardo Vázquez

Abstract—The main goal of this study is to develop a scientific method for designing a teaching methodology used in a basic digital signal processing (DSP) course. The proposed method is based on concept-mapping techniques, which applies multivariate statistic analysis to summarize the experience and knowledge of teachers involved in basic DSP teaching. As a result, a set of teaching methodologies is obtained. This result, as well as other information obtained related to the relative importance of the concepts to be covered, has been used to program the course. Moreover, different teaching tools have been developed to implement the proposed teaching methodology. Finally, the reliability of the method has been compared with similar studies to validate the proposed methodology.

*Index Terms*—Computer-based educational tools, concept mapping, digital signal processing (DSP), educational technology, electrical engineering.

#### I. Introduction

N recent years, there have been dramatic changes in engineering education, especially in electrical and computer engineering (ECE) education, both in terms of curriculum content (what is taught) and delivery of material (how it is taught) [1]–[5].

On the one hand, emphasis in the electrical engineering field has shifted significantly to the design of digital systems. A shift has been made from emphasizing continuous-time-linear time-invariant systems to discrete-time-linear time-invariant systems. Because of this emphasis on discrete-time systems, the use of digital system processing (DSP), real-time implemented using digital signal processors (DSP devices), is becoming more widespread. The higher educational institution commonly incorporates real-time DSP courses at the sophomore educational level. These courses usually present DSP fundamentals and theory—implementation of discrete-time systems, DSP device structure and programming, finite word length effects, fast Fourier transform (FFT) algorithms, finite impulse response (FIR) and infinite impulse response (IIR) design, multirate DSP, power spectrum estimation, linear prediction, and optimal filtering, etc.—along with a laboratory component that uses evaluation boards, including a DSP device.

On the other hand, technology is everywhere, but does it have a place in the classroom? Since the early days of computers, learning through computer-mediated environments

(hypermedia tools, web-based educational support, simulation environments, etc.) has dramatically increased [6]-[8]. However, there are conflicting claims about these learning environments. Some researchers state the validity, even the necessity, of these educational tools, although other authors are more sceptical about them. For instance, a tremendous increase in the use of computer simulation has been noted, sometimes even replacing hardware-based laboratory courses, causing students to miss out on the learning that can only take place in a traditional laboratory. Computer-based educational settings seem to have been implemented without any scientific criteria or, what is worse, without any real necessity. Nevertheless, the pedagogical value of computer-based educational tools has been demonstrated in particular situations. This study demonstrates that the simultaneous integration of traditional and computer-based educational techniques can substantially improve the teaching and learning process.

The need to revise the teaching methodology of engineering has often been discussed. Although many enhancement reformations have been put into practice over the years, not much attention has been paid to scientific analysis for improving the teaching process. The educational process has been evaluated and, at most, empirically improved. This paper presents the application of a scientific method, based on concept-mapping techniques, to design a teaching model of a DSP course, included in the electronic engineering curriculum at the University of Seville, Seville, Spain. The concept-mapping technique has sometimes been used for teaching evaluation [9], but it can also be used for teaching planning [10], as is proposed here. From the concept-mapping analysis, different teaching methods (clusters) have been established verifying many of the improvements that have been recently developed to reform engineering education—active or cooperative learning, technology enhancement, just-in-time learning, and curriculum integration.

This paper is organized as follows. First, the concept-mapping technique is presented in Section II. Then, in Section III, the subject, based on the study of a modern DSP device and its applications, is described, and the concept-mapping technique is used to develop the conceptual framework that guides the educational process. Afterwards, in Section IV, the teaching methodology obtained is analyzed. Finally, the conclusions are drawn.

### II. CONCEPT-MAPPING OVERVIEW

A concept map is a form of structured conceptualization that can be used by groups to develop the conceptual framework to guide an evaluation, an exercise, a plan, etc. [10], [11]. To develop the concept map, a procedure that used quantitative and qualitative features was applied. At the start, the participants generated information through brainstorming. As part of the process, the data was structured, quantified, and analyzed using statistical methods that include a multidimensional scale and clusters analysis. Concept-mapping shows the main categories of mathematically determined ideas derived from the participants' input. Each subset of ideas is represented on the map in cluster form. Those clusters that are closest to each other are said to be more directly linked. The maps represent the opinion of the participants.

The following procedure to develop the concept map is laid out in the following phases [12]:

- 1) selecting and preparing the participants;
- 2) brainstorming items (concepts) that deal with the topic matter;
- 3) structuring and rating those items;
- 4) representing those items on a concept map (using a multidimensional scale and clusters analysis);
- 5) interpreting the maps.

#### III. APPLICATION TO DSP TEACHING

The concept-mapping technique has been applied to obtain the teaching methodologies that are best suited for an undergraduate intermediate DSP subject at the University of Seville. This subject focuses on the design of advanced embedded digital systems, DSP devices, and their applications. Special attention is paid to microprocessor architecture and functionality and to practical applications related to digital signal processing algorithms.

The Texas Instruments C3X family has been selected as the DSP device architecture that can fully accomplish the objectives of the subject. The internal structure of C3X family is used to explain complex embedded systems and their utility in DSP area.

The TMS320C3X family is a 32-b floating point, general-purpose, digital signal processor generation from Texas Instruments (TI).1 The family architecture features present a central processing module that is common to all family members and has been designed to execute commonly used DSP benchmarks in minimum time for single-multiplier architecture. The internal buses and special DSP instruction set of the TMS320C3x have the speed and flexibility to execute up to 150 MFLOPS (million floating-point operations per second). It optimizes speed by implementing functions in hardware that other processors implement through software or microcode. This hardware-intensive approach provides performance previously unavailable on a single chip. This DSP can perform parallel multiplications and arithmetic logic unit (ALU) operations on integer or floating-point data in a single cycle. Each processor also possesses a general-purpose register file, a program CACHE, dedicated auxiliary register arithmetic units (ARAUs), internal dual-access memories, one direct memory access (DMA) channel supporting concurrent input-output (I/O), and a short machine-cycle time. High performance and ease of use are results of these features. General-purpose

applications are enhanced greatly by the large address space, multiprocessor interface, internally and externally generated wait states, two external interface ports, two timers, serial ports, and a multiple-interrupt structure. Moreover, this environment supports a wide variety of system applications, from host processor to dedicated coprocessor, including high-level language (implemented through its register-based architecture, large address space, powerful addressing modes, flexible instruction set, and well supported, floating-point arithmetic).

The general procedure for concept-mapping development, outlined in the following subsections, is based on the five stages that were described in Section II.

## A. Selection and Preparation of the Participants

One of the most important tasks in developing a concept map is deciding who will participate in the process. Experiments demonstrate that conceptualization is better when the process includes a wide range of expert people. A broad, heterogeneous participation helps to ensure that the different points of view will be considered, thus encouraging "constructing" the right conceptual framework.

For this study, teachers with contrasting work experiences in DSP teaching, particularly with the family TMS320C3X, have been selected. A total of 14 teachers participated, all of whom had both teaching and DSP application development experience. This number of people is within the adequate limits, between ten and 20 [10].

## B. Brainstorming

The next stage consisted of establishing a list of items related to the teaching of the proposed course. Using the brainstorming technique, the work group identified a list of 82 items, shown in Table I.

## C. Structuring and Rating the Items

When a set of items that describes the conceptual domain of the given topic is established, one must provide information about how they are interrelated and measured in relation to the topic. Both tasks make up the stage of item structuring throughout the concept-mapping development process.

The first task of the working group consisted of classifying the 82 items in several groups based on their affinity with respect to some common teaching methodology. Each of the participants applies his or her personal experience to define the number of groups and the teaching methodology. A similarity matrix, defined as  $S_{n\times n}$  with n=82, is obtained as follows: the value of the (i,j) element is equal to 1 if the ith and the jth items are grouped together and is equal to 0 otherwise. The total similarity matrix, defined as  $T_{n\times n}$ , is obtained as the addition of all the similarity matrixes.

The second task involved rating each item according to its contribution to the goals of the course. The items then had to be entered on the scoring table in Likert scale form, with a range of 1 to 5, considering that 1 = "little contribution," 5 = "a lot of contribution," and the numbers in between referred to intermediate contributions. A "zero-contribution" score was not possible, since the brainstorming stage specifically asked for those

TABLE I LIST OF IDENTIFIED ITEMS

Seria port (CF) operation & control registers	Serial port (SP) operation	TMS320C3x architecture				
DSK30 overview  DSK30-PC communication  Low power modes in TMS320C3x: Solution in designing a microprocessor system: discussion Branch with delay  Timers: low frequency clock generation Stack in a microprocessor  SIM3x SP programming  Low power modes in TMS320C3x: CPU waking up Microprocessor technological evolution waking up Microprocessor technological evolution waking up Microprocessor technological evolution Micropoperations in TMS320C3x Despiration description Dispersed addressing mode Micropoperation: pipelining Micr						
DSK30-PC communication Harvard architecture: TMS320C3x. Solution in designing a microprocessor system: discussion Branch with delay Timers: low frequency clock generation SIM3x SP programming Parallel instructions FP programming Parallel instructions FP programming Parallel instructions FP programming FR programming FR programming Parallel instructions FR programming the DIMA FR programming		'				
Harvard architecture: TMS320C3x. Branch with delay Stack in a microprocessor SIMOx SP programming Parallel instructions SP programming Low power modes in TMS320C3x: CPU waking up TMS320C3x family: C30, C31, C32 and VC33 Pipeline conflicts External peripheral interface Reset and interrupt vectors Boot-loader DSP device special instructions and addressing modes AIC (TLC32040) configuration MCBL versus MP modes DMA: internal structure DMA: internal registers DMA: internal registers External access timing DMA: control of the timers Diate management in TMS320C3x Pipelining methodology in DSP devices Diate matoricus and addressing mode CACHE memory in TMS320C3x Internal bus operation: pipelining AIC (TLC32040) coveriew DSP application: 2ACHE memory in TMS320C3x Data management in TMS320C3x Data management in TMS320C3x Diate methodology in DSP devices DAIC (TLC32040) overview DSP application: a digital wave generator Interlock instructions Design of digital systems based on TMS320C3x Timers: internal structure DSP device application: a digital wave generator Interpoperations Direct addressing mode Interrupt year and residency in the DSK30 Description of DSP devices-based real projects Timing diagrams in read or write operations Direct addressing mode Interrupt year and residency in the programming using DSK30 Description of a microprocessor system components DSP devices in commercial world (their utility in a real electronic engineering design company) Von-Neumann versus Harvard Interconnecting DSP devices Final cost of a digital design based on a TMS320C3x Interrupt vector table Implementing digital filtering using the DSK30 Computer architecture evolution DSK30						
Branch with delay Stack in a microprocessor SIM3x SP programming Parallel instructions  Microprocessor technological evolution waking up  TMS320C3x family: C30, C31, C32 and VC33 Pipeline conflicts Reset and interrupt vectors BSP device special instructions and addressing modes AIC (TLC32040) configuration MCBL versus MP modes Addressing modes DMA: internal structure DMA: internal structure DMA: internal registers DSP device special instructions and addressing modes AIC (TLC32040) configuration ROBL versus MP modes Addressing modes DMA: internal structure DMA: internal structure DMA: internal registers External access using TMS320C3x Deta management in TMS320C3x Bit-reversed addressing mode Programming the timers Dasaed projects Circular indirect addressing mode AIC (TLC32040) overview Internal to soperation: pipelining DSP devices DSP devices and scape and scription DSP devices DSP devices and scape and scription of DSP devices and scription DSP devices and scape and scription of DSP devices and scription of DSP application: a digital wave generator Interlock instructions Design of digital systems based on TMS320C3x Design of digital systems based on TMS320C3x Design of digital systems based on TMS320C3x Timers: internal registers Integer versus floating point format Timing diagrams in read or write operations Direct addressing mode Interrupt generation in SIM3x Direct addressing mode I						
Stack in a microprocessor SP programming Low power modes in TMS320C3x: CPU Waking up TMS320C3x family: C30, C31, C32 and VC33 Pipeline conflicts Reset and interrupt vectors Boot-loader DSP device special instructions and addressing modes ALC (TLC32040) configuration MCBL versus MP modes Addressing modes DSP device applications MCBL versus MP modes Addressing modes DSP device applications MCBL versus MP modes Addressing modes DSP device applications DMA: internal structure DMA: internal registers External access timing DSP device applications DSP devices imanufacturers External access using TMS320C3x Programming the timers Data management in TMS320C3x Repeat mode Programming the DMA Address space Using the DMA: An example Working methodology in DSP devices based projects DSS device special instructions DSS device applications DSP devices in TMS320C3x CPU internal bus operation: pipelining Boot-loader DSP application: a digital wave generator Interlock instructions Design of digital systems based on TMS320C3x CPU internal registers Interior diagrams in read or write operations Direct addressing mode Interrupt generation in SIM3x Description of DSP devices-based real projects Timing diagrams in read or write operations Direct addressing mode Interrupt generation in SIM3x Description of microprocessor system components DSP devices in commercial world (their tillity in a real electronic engineering design company) Von-Neumann versus Harvard Interconnecting DSP devices Final cost of a digital design based on a TMS320C3x Interrupt vector table Implementing digital filtering using the DSK30						
SP programming Low power modes in TMS320C3x: CPU waking up TMS320C3x family: C30, C31, C32 and VC33 Pipeline conflicts Reset and interrupt vectors SP device special instructions and addressing modes AIC (TLC32040) configuration MCBL versus MP modes AIC (TLC32040) configuration MICBL versus MICBL ve						
Low power modes in TMS320C3x: CPU Microprocessor technological evolution waking up TMS320C3x family: C30, C31, C32 and Interrupt vectors, considerations in microcomputer mode VC33 Pipeline conflicts External peripheral interface Reset and interrupt vectors Boot-loader DSP device special instructions and addressing modes AIC (TLC32040) configuration RDY signal MCBL versus MP modes External access timing Addressing modes DSP device applications DMA: internal structure Interrupts: context switching DMA: internal registers DSP devices: manufacturers External access using TMS320C3x Programming the timers Data management in TMS320C3x Repeat mode Bit-reversed addressing mode Programming the DMA Address space Using the DMA: An example CACHE memory in TMS320C3x Internal bus operation: pipelining Boot-loader using SP: an example AIC (TLC32040) overview DSP application: a digital wave generator Interlock instructions Machine cycle in TMS320C3x CPU internal registers Integer versus floating point format Timing diagrams in read or write operations Direct addressing mode Interrupt generation in SIM3x Micro-operations in TMS320C3x Using the DMSA  Reseat management in TMS320C3x Design of digital systems based on TMS320C3x CPU internal registers Integer versus floating point format Timing diagrams in read or write operations Direct addressing mode Interrupt generation in SIM3x Micro-operations in TMS320C3x Using the debugger and the DSK30 Timers: internal registers Circular addressing mode: an example CPU-peripheral interface using data, control, and addressing buses Description of a microprocessor system components Design of a digital system using a TMS320C3x and some functional specifications Using the debugger and the DSK30 Timers: internal structure Circular addressing mode: an example CPU-peripheral interface using data, control, and addressing buses Description of a digital system using a TMS320C3x and some functional specifications Instruction set Interconnecting DSP devices Final cost of a digital design based on a TMS3	·					
TMS320C3x family: C30, C31, C32 and Interrupt vectors, considerations in microcomputer mode VC33  Pipeline conflicts External peripheral interface  Reset and interrupt vectors Boot-loader  DSP device special instructions and addressing modes  AIC (TLC32040) configuration RDY signal  MCBL versus MP modes External access timing  Addressing modes DSP device applications  DMA: internal structure Interrupts: context switching  DMA: internal registers DSP devices: manufacturers  External access using TMS320C3x Programming the timers  Data management in TMS320C3x Repeat mode  Bit-reversed addressing mode Programming the DMA  Address space Using the DMA: An example  Working methodology in DSP devices based projects  Circular indirect addressing mode  Internal bus operation: pipelining Boot-loader using SP: an example  AIC (TLC32040) overview DSP application: a digital wave generator Interlock instructions Design of digital systems based on TMS320C3x  CPU internal registers Integer versus floating point format  Timing diagrams in read or write operations  Direct addressing mode Interrupt generation in SIM3x  Timers: internal structure Circular addressing mode: a example  CPU-peripheral interface using data, control, and addressing based on a TMS320C3x and some functional peripheral interface using a TMS320C3x and some functional peripheral interface using a TMS320C3x and some functional peripheral using position at Timers: internal registers Pinal cost of a digital system using a TMS320C3x and some functional specifications  Das devices in commercial world (their utility in a real electronic engineering design company)  Von-Neumann versus Harvard Instruction set Final cost of a digital design based on a TMS320C3x Interrupt vector table Implementing digital filtering using the Computer architecture evolution DSK30						
TMS320C3x family: C30, C31, C32 and VC33 Pipeline conflicts Reset and interrupt vectors Boot-loader DSP device special instructions and addressing modes AIC (TLC32040) configuration MCBL versus MP modes Addressing modes DMA: internal structure Interrupts: context switching DMA: internal registers External access using TMS320C3x Programming the timers External access using TMS320C3x Internal space addressing mode Programming the DMA Address space Using the DMA: An example CACHE memories: general description DAM: an example CACHE memory in TMS320C3x Internal bus operation: pipelining Alc (TLC32040) overview DSP application: a digital wave generator Interlock instructions Design of digital systems based on TMS320C3x Design of digital systems based on TMS320C3x Design of digital systems based on TMS320C3x CPU internal registers Intergal registers In		Microprocessor technological evolution				
Pipeline conflicts		Interrupt vectors, considerations in microcomputer mode				
Pipeline conflicts   External peripheral interface   Reset and interrupt vectors   Boot-loader   Sovice special instructions and addressing modes   AIC (TLC32040) configuration   RDY signal   RDY si		Interrupt vectors, considerations in microcomputer mode				
Reset and interrupt vectors DSP device special instructions and addressing modes AIC (TLC32040) configuration MCBL versus MP modes AIC system and systems and addressing modes DSP device applications DMA: internal structure DMA: internal registers DSP devices: manufacturers External access using TMS320C3x Programming the timers Data management in TMS320C3x Programming the timers Data management in TMS320C3x Repeat mode Bit-reversed addressing mode Working methodology in DSP devices Cache memories: general description DAIC (TLC32040) overview Internal bus operation: pipelining Distructions DSP application: a digital wave generator Interlock instructions DSP application: a digital wave generator Interlock instructions Direct addressing mode Internal registers Integer versus floating point format Timing diagrams in read or write operations in TMS320C3x Using the debugger and the DSK30 Timers: internal registers  RDY generation DSP devices in commercial world (their underessing based on a TMS320C3x and some fulling and some programming using a TMS320C3x and some fulling and some programming and addressing buses  RDY generation DSP devices in commercial world (their underessing based on a TMS320C3x and some fulling and some programming using a TMS320C3x and some fulling in a real electronic engineering design company) Von-Neumann versus Harvard Interconnecting DSP devices Final cost of a digital design based on a TMS320C3x Interrupt vector table Implementing digital filtering using the Computer architecture evolution Computer architecture evolution		External peripheral interface				
DSP device special instructions and addressing modes  AIC (TLC32040) configuration  MCBL versus MP modes  Addressing modes  DMA: internal structure  DMA: internal registers  DSP devices insurant access timing  DMA: internal registers  DSP devices insurant access timing  DMA: internal registers  DSP devices insurant access timing  DMA: internal registers  DSP devices insurant access in in internal registers  DSP devices insurant access using TMS320C3x  Programming the timers  Data management in TMS320C3x  Repeat mode  Address space  Using the DMA: An example  Acceptable DMA: An example  CACHE memory in TMS320C3x  Internal bus operation: pipelining  Boot-loader using SP: an example  AIC (TLC32040) overview  Interlock instructions  Machine cycle in TMS320C3x  Design of digital systems based on TMS320C3x  CPU internal registers  Integer versus floating point format  Timing diagrams in read or write operations in TMS320C3x  CPU internal registers  Interrupt generation in SIM3x  Micro-operations in TMS320C3x  Using the debugger and the DSK30  Timers: internal structure  Timers: internal structure  Timers: internal registers  CPU-peripheral interface using data, control, and addressing buses  RDY generation  DSP devices in commercial world (their Using a digital passed on a TMS320C3x and some functional specifications  External access timing  Addressing based on a TMS320C3x  Interrupt vector table  Inplementing digital filtering using the Computer architecture evolution						
addressing modes AIC (TLC32040) configuration RCBL versus MP modes Addressing modes DMA: internal structure DSP devices: manufacturers External access using TMS320C3x Programming the timers Data management in TMS320C3x Repeat mode Repeat mode Address space Using the DMA: An example Working methodology in DSP devices based projects Circular indirect addressing mode AIC (TLC32040) overview Internal bus operation: pipelining AIC (TLC32040) overview DSP application: a digital wave generator Interlock instructions Design of digital systems based on TMS320C3x CPU internal registers Integer versus floating point format Timing diagrams in read or write operations Direct addressing mode Interrupt generation in SIM3x Micro-operations in TMS320C3x Using the debugger and the DSK30 Timers: internal structure Timers: internal registers  CPU-peripheral interface using data, control, and addressing buses  RDY generation DSP devices in commercial world (their utility in a real electronic engineering design company) Von-Neumann versus Harvard Interconnecting DSP devices Final cost of a digital design based on a TMS320C3x Interrupt vector table Implementing digital filtering using the Computer architecture evolution						
AIC (TLC32040) configuration  MCBL versus MP modes  Addressing modes  DMA: internal structure  DMA: internal registers  External access using TMS320C3x  Data management in TMS320C3x  Bit-reversed addressing mode  Address space  Working methodology in DSP devices based projects  Circular indirect addressing mode  AIC (TLC32040) overview  Interlock instructions  Design of digital systems based on TMS320C3x  CPU internal registers  DSP devices in commercial world (their utility in a real electronic engineering design company)  Von-Neumann versus Harvard  Interlock instruction sexperiments of the digital filtering using the DSA30  Design of digital filtering using the DSA30  DSP devices in computed the External access timing access		Walt State generation				
MCBL versus MP modes Addressing modes DMA: internal structure DMA: internal registers DSP device applications DSP devices: manufacturers External access using TMS320C3x Data management in TMS320C3x Programming the timers Data management in TMS320C3x Repeat mode Rit-reversed addressing mode Address space Using the DMA Address space Using the DMA: An example Working methodology in DSP devices based projects Circular indirect addressing mode Internal bus operation: pipelining AIC (TLC32040) overview Interlock instructions Design of digital systems based on TMS320C3x CPU internal registers Integer versus floating point format Timing diagrams in read or write operations Direct addressing mode Interrupt generation in SIM3x Micro-operations in TMS320C3x Using the debugger and the DSK30 Timers: internal registers CPU-peripheral interface using data, control, and addressing buses  RDY generation DSP devices in commercial world (their utility in a real electronic engineering diety in a real electronic engineering design company) Von-Neumann versus Harvard Interconnecting DSP devices Inplementing digital filtering using the DSK30 Computer architecture evolution		RDY signal				
Addressing modes DMA: internal structure DMA: internal registers External access using TMS320C3x Data management in TMS320C3x Data management in TMS320C3x Bit-reversed addressing mode Address space Working methodology in DSP devices based projects Circular indirect addressing mode AIC (TLC32040) overview Interlock instructions Design of digital systems based on TMS320C3x CPU internal registers Internal registers Internal registers Interrupt generation in SIM3x Micro-operations in TMS320C3x Timers: internal structure CPU-peripheral interface using data, control, and addressing bSP devices in Instruction set Interconnecting DSP devices Internal registers Internal registers Interrupt generation of a digital system some functional specifications Description of a digital system based on The programming using DSK30 CPU internal registers Interrupt generation in SIM3x Direct addressing mode Interrupt generation in SIM3x Direct addressing mode: an example Direct addressing mode: an example Timers: internal registers CPU-peripheral interface using data, control, and addressing buses  RDY generation Description of a microprocessor system components Description of a microprocessor system components Description of a digital system using a TMS320C3x and some functional specifications  Instruction set Instruction set Instruction set Instruction set Instruction set Instruction set Inplementing digital filtering using the Dosk30 Computer architecture evolution						
DMA: internal structure DMA: internal registers DSP devices: manufacturers External access using TMS320C3x Programming the timers Data management in TMS320C3x Repeat mode Bit-reversed addressing mode Address space Using the DMA: An example Working methodology in DSP devices Circular indirect addressing mode AlC (TLC32040) overview Internal bus operations Design of digital systems based on TMS320C3x Design of digital systems based on Description of DSP devices-based real projects Internal registers Integer versus floating point format Assembler programming using DSK30 Direct addressing mode Interrupt generation in SIM3x Micro-operations in TMS320C3x Using the debugger and the DSK30 Timers: internal structure Circular addressing mode: an example CPU-peripheral interface using data, control, and addressing company) Von-Neumann versus Harvard Interconnecting DSP devices Interque versus VLIW Implementing digital filtering using the Computer architecture evolution DSR320C3x Interrupt vector table Implementing digital filtering using the Computer architecture evolution	-					
External access using TMS320C3x Programming the timers  Data management in TMS320C3x Repeat mode  Bit-reversed addressing mode Programming the DMA  Address space Using the DMA: An example  Working methodology in DSP devices based projects  Circular indirect addressing mode  AlC (TLC32040) overview DSP application: a digital wave generator  Internal bus operation: pipelining Boot-loader using SP: an example  AlC (TLC32040) overview DSP application: a digital wave generator  Interlock instructions Machine cycle in TMS320C3x  CPU internal registers Integer versus floating point format  Timing diagrams in read or write operations  Direct addressing mode Interrupt generation in SIM3x  Micro-operations in TMS320C3x Using the debugger and the DSK30  Timers: internal structure Circular addressing mode: an example  Timers: internal registers  RDY generation Description of a microprocessor system components  DSP devices in commercial world (their utility in a real electronic engineering design company)  Von-Neumann versus Harvard Instruction set Interrupt vector table SK30  Implementing digital filtering using the Computer architecture evolution  DSR devices: manufacture manufacture separation by Acceptance in the state of the sta						
External access using TMS320C3x Data management in TMS320C3x Repeat mode Bit-reversed addressing mode Address space Using the DMA: An example Working methodology in DSP devices based projects Circular indirect addressing mode Internal bus operation: pipelining AIC (TLC32040) overview DSP application: a digital wave generator Interlock instructions Design of digital systems based on TMS320C3x CPU internal registers Integer versus floating point format Timing diagrams in read or write operations Direct addressing mode Interrupt generation in SIM3x Micro-operations in TMS320C3x Using the debugger and the DSK30 Timers: internal structure Circular addressing mode: an example Timers: internal registers CPU-peripheral interface using data, control, and addressing buses RDY generation DSP devices in commercial world (their utility in a real electronic engineering design company) Von-Neumann versus Harvard Interconnecting DSP devices Interupt vector table Implementing digital filtering using the DSK30  Programming the DMA  Address general description Bot -loader using SP: an example DSP devices-based real projects  Integer versus floating point format Assembler programming using DSK30  Description of DSP devices an example Circular addressing mode: an example Circular addressing buses  RDY generation Description of a microprocessor system components Description of a digital system using a TMS320C3x and some functional specifications  Instruction set Instruction set Interconnecting DSP devices Final cost of a digital design based on a TMS320C3x  Interrupt vector table Computer architecture evolution						
Data management in TMS320C3x Bit-reversed addressing mode Address space  Working methodology in DSP devices based projects  Circular indirect addressing mode AlC (TLC32040) overview Interlock instructions Design of digital systems based on TMS320C3x CPU internal registers  Timing diagrams in read or write operations Direct addressing mode Direct addressing mode Interrupt generation in SIM3x Micro-operations in TMS320C3x  Timers: internal structure Timers: internal registers  RDS qeneration DSP devices in commercial world (their utility in a real electronic engineering design company) Von-Neumann versus Harvard Interpolation in TMS320C3x Lising the DMA Address manple CACHE memory in TMS320C3x Doscription of Machine cycle in TMS320C3x DSP an example DSP an example CACHE memory in TMS320C3x DSP an example DSP an example DSP application: a digital wave generator Intergot using SP: an example Description of DSP devices-based real projects  Integer versus floating point format Assembler programming using DSK30 Description in SIM3x Using the debugger and the DSK30  Timers: internal structure Circular addressing mode: an example CPU-peripheral interface using data, control, and addressing buses  RDY generation Description of a microprocessor system components Description of a digital system using a TMS320C3x and some functional specifications  Instruction set Interrupt vector table Instruction set Interrupt vector table Using the DMA  Using the DMA: An example  CPU-peripheral interface using data, control, and addressing buses  Final cost of a digital design based on a TMS320C3x  Interrupt vector table Computer architecture evolution						
Bit-reversed addressing mode Address space Using the DMA: An example CACHE memories: general description based projects Circular indirect addressing mode Internal bus operation: pipelining AIC (TLC32040) overview Interlock instructions Design of digital systems based on TMS320C3x CPU internal registers Ining diagrams in read or write operations Direct addressing mode Interrupt generation in SIM3x Micro-operations in TMS320C3x Using the debugger and the DSK30 Timers: internal structure Circular addressing mode: an example CPU-peripheral interface using data, control, and addressing buses RDY generation DSP devices in commercial world (their utility in a real electronic engineering design company) Von-Neumann versus Harvard Interrupt vector table Interrupt versus floating point format Assembler programming using DSK30  Interrupt generation in SIM3x Using the debugger and the DSK30 CPU-peripheral interface using data, control, and addressing buses RDY generation DSP devices in commercial world (their utility in a real electronic engineering design company) Von-Neumann versus Harvard Interrupt vector table Interrupt vector table CRCHE memories: general description DSP devices an example CACHE memories: general description DSP devices-based real projects Machine cycle in TMS320C3x Description of DSP devices and the DSK30  Interrupt vector table Instruction set Interrupt vector table Computer architecture evolution						
Address space Working methodology in DSP devices based projects Circular indirect addressing mode Internal bus operation: pipelining AIC (TLC32040) overview Interlock instructions Design of digital systems based on TMS320C3x CPU internal registers Ining diagrams in read or write operations Direct addressing mode Direct addressing mode Direct internal registers Interns: internal registers RDY generation DSP devices in commercial world (their utility in a real electronic engineering design company) Von-Neumann versus Harvard Implementing digital filtering using the DSR OACHE memory in TMS320C3x CACHE memory in TMS320C3x CACHE memory in TMS320C3x Description of TMS320C3x Description: a digital wave generator InterS320C3x Description of DSP devices-based real projects TMS320C3x Description of DSP devices-based real projects Integer versus floating point format Assembler programming using DSK30 Interrupt generation in SIM3x Micro-operations in TMS320C3x Using the debugger and the DSK30 Circular addressing mode: an example Circular addressing mode: an example CPU-peripheral interface using data, control, and addressing buses  RDY generation DSP devices in commercial world (their utility in a real electronic engineering design company) Von-Neumann versus Harvard Instruction set Interrupt vector table Using the DMS An example CACHE memory in TMS320C3x Interrupt vector table Useription of a digital design based on a TMS320C3x Superscalar versus VLIW Computer architecture evolution	ů	'				
Working methodology in DSP devices based projects  Circular indirect addressing mode  Internal bus operation: pipelining  AIC (TLC32040) overview  Interlock instructions  Design of digital systems based on TMS320C3x  CPU internal registers  Integer versus floating point format  Timing diagrams in read or write operations  Direct addressing mode  Interrupt generation in SIM3x  Micro-operations in TMS320C3x  Using the debugger and the DSK30  Timers: internal structure  Circular addressing mode: an example  Timers: internal registers  CPU-peripheral interface using data, control, and addressing buses  RDY generation  DSP devices in commercial world (their utility in a real electronic engineering design company)  Von-Neumann versus Harvard  Interconnecting DSP devices  Final cost of a digital design based on a TMS320C3x  Implementing digital filtering using the DSK30  CACHE memory in TMS320C3x  CACHE memory in TMS320C3x  Boot-loader using SP: an example  DSP devices-based real projects  Machine cycle in TMS320C3x  Description of DSP devices and projects  Interrupt vector table  Interconnecting DSP devices  Final cost of a digital design based on a TMS320C3x  Interrupt vector table  Implementing digital filtering using the DSK30						
Circular indirect addressing mode Internal bus operation: pipelining AIC (TLC32040) overview Interlock instructions Design of digital systems based on TMS320C3x  CPU internal registers Integer versus floating point format Timing diagrams in read or write operations Direct addressing mode Interrupt generation in SIM3x  Micro-operations in TMS320C3x  Timers: internal structure Circular addressing mode: an example  Timers: internal registers CPU-peripheral interface using data, control, and addressing buses  RDY generation DSP devices in commercial world (their utility in a real electronic engineering design company)  Von-Neumann versus Harvard Interconnecting DSP devices Interrupt vector table Implementing digital filtering using the DSK30  CACHE memory in TMS320C3x Dsod-loader using SP: an example  ABoot-loader using SP: an example  DSP application: a digital wave generator  Machine cycle in TMS320C3x  Description of DSP devices-in semilar using DSK30  Description of a microprocessor system components Design of a digital design based on a TMS320C3x  Instruction set Interrupt vector table Implementing digital filtering using the DSK30						
Circular indirect addressing mode Internal bus operation: pipelining Boot-loader using SP: an example AIC (TLC32040) overview Interlock instructions Design of digital systems based on TMS320C3x  CPU internal registers Integer versus floating point format Timing diagrams in read or write operations Direct addressing mode Micro-operations in TMS320C3x Using the debugger and the DSK30 Timers: internal structure Circular addressing mode: an example Timers: internal registers CPU-peripheral interface using data, control, and addressing buses  RDY generation DSP devices in commercial world (their utility in a real electronic engineering design company) Von-Neumann versus Harvard Interconnecting DSP devices Interrupt vector table Implementing digital filtering using the DSK30  CACHE memory in TMS320C3x Boot-loader using SP: an example DSP anplication: a digital wave generator Machine cycle in TMS320C3x  Description of DSP devices-based real projects Integer versus floating point format Integer versus f		Green E momenes. general accomption				
Internal bus operation: pipelining  AIC (TLC32040) overview  Interlock instructions  Design of digital systems based on TMS320C3x  CPU internal registers  Timing diagrams in read or write operations  Direct addressing mode  Micro-operations in TMS320C3x  Timers: internal structure  Timers: internal registers  CPU-peripheral interface using data, control, and addressing buses  RDY generation  DSP devices in commercial world (their utility in a real electronic engineering design company)  Von-Neumann versus Harvard  Implementing digital filtering using the DSK30  DSP devices in digital filtering using the DSK30  Interrupt generation: a digital wave generator  Machine cycle in TMS320C3x  Description of DSP devices-based real projects  Integer versus floating point format  Assembler programming using DSK30  Using the debugger and the DSK30  CPU-peripheral interface using data, control, and addressing buses  RDY generation  Description of a microprocessor system components  Design of a digital system using a TMS320C3x and some functional specifications  design company)  Von-Neumann versus Harvard  Instruction set  Interconnecting DSP devices  Final cost of a digital design based on a TMS320C3x  Interrupt vector table  Superscalar versus VLIW  Implementing digital filtering using the Computer architecture evolution		CACHE memory in TMS320C3x				
AIC (TLC32040) overview  Interlock instructions  Design of digital systems based on TMS320C3x  CPU internal registers  Timing diagrams in read or write operations  Direct addressing mode  Micro-operations in TMS320C3x  Interrupt generation in SIM3x  Micro-operations in TMS320C3x  Using the debugger and the DSK30  Timers: internal structure  Circular addressing mode: an example  Timers: internal registers  CPU-peripheral interface using data, control, and addressing buses  RDY generation  DSP devices in commercial world (their utility in a real electronic engineering design company)  Von-Neumann versus Harvard  Interconnecting DSP devices  Interrupt vector table  Implementing digital filtering using the DSK30  Computer architecture evolution						
Interlock instructions  Design of digital systems based on TMS320C3x  CPU internal registers  Timing diagrams in read or write operations  Direct addressing mode  Micro-operations in TMS320C3x  Timers: internal structure  Timers: internal registers  CPU-peripheral interface using data, control, and addressing buses  RDY generation  DSP devices in commercial world (their utility in a real electronic engineering design company)  Von-Neumann versus Harvard  Interrupt vector table  Interrupt generation in SIM3x  Using the debugger and the DSK30  Circular addressing mode: an example  CPU-peripheral interface using data, control, and addressing buses  Boscription of a microprocessor system components  Design of a digital system using a TMS320C3x and some functional specifications  Instruction set  Interrupt vector table  Superscalar versus VLIW  Computer architecture evolution		DSP application: a digital wave generator				
Design of digital systems based on TMS320C3x  CPU internal registers  Timing diagrams in read or write operations  Direct addressing mode  Micro-operations in TMS320C3x  Timers: internal structure  Timers: internal registers  CPU-peripheral interface using data, control, and addressing buses  RDY generation  Description of DSP devices in commercial world (their utility in a real electronic engineering design company)  Von-Neumann versus Harvard  Interrupt generation on SIM3x  Using the debugger and the DSK30  Circular addressing mode: an example  CPU-peripheral interface using data, control, and addressing buses  Description of a microprocessor system components  Design of a digital system using a TMS320C3x and some functional specifications  Instruction set  Interrupt vector table  Instruction set  Instruction set  Interrupt vector table  Superscalar versus VLIW  Computer architecture evolution		Machine cycle in TMS320C3x				
TMS320C3x  CPU internal registers  Timing diagrams in read or write operations  Direct addressing mode  Micro-operations in TMS320C3x  Timers: internal structure  Timers: internal registers  CPU-peripheral interface using data, control, and addressing buses  RDY generation  Description of a microprocessor system components  Design of a digital system using a TMS320C3x and some functional specifications  Von-Neumann versus Harvard  Interconnecting DSP devices  Interrupt vector table  Interconputer architecture evolution  Integer versus floating point format  Assembler programming using DSK30  Interrupt generation in SIM3x  Using the debugger and the DSK30  Circular addressing mode: an example  CPU-peripheral interface using data, control, and addressing buses  Description of a microprocessor system components  Design of a digital system using a TMS320C3x and some functional specifications  Timers: internal registers  CPU-peripheral interface using data, control, and addressing buses  Description of a microprocessor system components  Design of a digital system using a TMS320C3x and some functional specifications  Computer architecture evolution						
Timing diagrams in read or write operations  Direct addressing mode  Micro-operations in TMS320C3x  Timers: internal structure  Timers: internal registers  RDY generation  Description of a microprocessor system components  Description of a digital system using a TMS320C3x and some functional specifications  Timers: internal registers  RDY generation  Description of a digital design based on a TMS320C3x and some functional specifications  Instruction set  Interrupt generation in SIM3x  Using the debugger and the DSK30  Circular addressing mode: an example  CPU-peripheral interface using data, control, and addressing buses  Description of a microprocessor system components  Design of a digital system using a TMS320C3x and some functional specifications  Instruction set  Interrupt vector table  Implementing digital filtering using the DSK30  Computer architecture evolution						
Timing diagrams in read or write operations  Direct addressing mode  Micro-operations in TMS320C3x  Timers: internal structure  Timers: internal registers  RDY generation  Description of a microprocessor system components  Description of a digital system using a TMS320C3x and some functional specifications  Timers: internal registers  RDY generation  Description of a digital design based on a TMS320C3x and some functional specifications  Instruction set  Interrupt generation in SIM3x  Using the debugger and the DSK30  Circular addressing mode: an example  CPU-peripheral interface using data, control, and addressing buses  Description of a microprocessor system components  Design of a digital system using a TMS320C3x and some functional specifications  Instruction set  Interrupt vector table  Implementing digital filtering using the DSK30  Computer architecture evolution	CPU internal registers	Integer versus floating point format				
Direct addressing mode Direct addressing mode: an example CPU-peripheral interface using data, control, and addressing buses Description of a microprocessor system components Direct addressing mode: an example Direct a						
Direct addressing mode Micro-operations in TMS320C3x Using the debugger and the DSK30  Timers: internal structure Circular addressing mode: an example  Timers: internal registers CPU-peripheral interface using data, control, and addressing buses  RDY generation DSP devices in commercial world (their utility in a real electronic engineering design company)  Von-Neumann versus Harvard Interconnecting DSP devices Interrupt vector table Implementing digital filtering using the DSK30  Interrupt generation in SIM3x Using the debugger and the DSK30  CPU-peripheral interface using data, control, and addressing buses  Description of a microprocessor system components Design of a digital system using a TMS320C3x and some functional specifications  Instruction set Interrupt vector table Superscalar versus VLIW Computer architecture evolution	0 0					
Micro-operations in TMS320C3x Timers: internal structure Circular addressing mode: an example  CPU-peripheral interface using data, control, and addressing buses  RDY generation DSP devices in commercial world (their utility in a real electronic engineering design company)  Von-Neumann versus Harvard Interconnecting DSP devices Interrupt vector table Implementing digital filtering using the DSK30  Using the debugger and the DSK30  CPU-peripheral interface using data, control, and addressing buses Description of a microprocessor system components Design of a digital system using a TMS320C3x and some functional specifications  Instruction set Interconnecting DSP devices Final cost of a digital design based on a TMS320C3x  Superscalar versus VLIW Computer architecture evolution		Interrupt generation in SIM3x				
Timers: internal structure  Timers: internal registers  CPU-peripheral interface using data, control, and addressing buses  RDY generation  DSP devices in commercial world (their utility in a real electronic engineering design company)  Von-Neumann versus Harvard  Interconnecting DSP devices  Interrupt vector table  Implementing digital filtering using the DCSK30  CPU-peripheral interface using data, control, and addressing buses  Description of a microprocessor system components  Design of a digital system using a TMS320C3x and some functional specifications  Instruction set  Superscalar versus VLIW  Computer architecture evolution						
Timers: internal registers  CPU-peripheral interface using data, control, and addressing buses  RDY generation  DSP devices in commercial world (their utility in a real electronic engineering design company)  Von-Neumann versus Harvard  Instruction set  Interconnecting DSP devices  Interrupt vector table  Implementing digital filtering using the DSK30  CPU-peripheral interface using data, control, and addressing buses  Description of a microprocessor system components  Design of a digital system using a TMS320C3x and some functional specifications  Instruction set  Superscalar versus VLIW  Computer architecture evolution	Timers: internal structure					
RDY generation Description of a microprocessor system components  DSP devices in commercial world (their utility in a real electronic engineering design company)  Von-Neumann versus Harvard Instruction set  Interconnecting DSP devices Final cost of a digital design based on a TMS320C3x  Interrupt vector table Superscalar versus VLIW  Implementing digital filtering using the DSK30  Addressing buses  Description of a microprocessor system components  Design of a digital system using a TMS320C3x and some functional specifications  Final cost of a digital design based on a TMS320C3x  Superscalar versus VLIW  Computer architecture evolution	Timers: internal registers					
RDY generation  Description of a microprocessor system components  DSP devices in commercial world (their utility in a real electronic engineering design company)  Von-Neumann versus Harvard  Interconnecting DSP devices  Interrupt vector table  Implementing digital filtering using the DSK30  Description of a microprocessor system components  Design of a digital system using a TMS320C3x and some functional specifications  Instruction set  Final cost of a digital design based on a TMS320C3x  Superscalar versus VLIW  Computer architecture evolution	ŭ	addressing buses				
DSP devices in commercial world (their utility in a real electronic engineering design company)  Von-Neumann versus Harvard  Interconnecting DSP devices Interrupt vector table Implementing digital filtering using the DSK30  Design of a digital system using a TMS320C3x and some functional specifications  Instruction set Final cost of a digital design based on a TMS320C3x  Superscalar versus VLIW Computer architecture evolution	RDY generation	Description of a microprocessor system components				
utility in a real electronic engineering design company)  Von-Neumann versus Harvard  Interconnecting DSP devices Interrupt vector table Implementing digital filtering using the DSK30  Interrupt vector table  Interconnecting DSP devices  Final cost of a digital design based on a TMS320C3x  Superscalar versus VLIW  Computer architecture evolution	DSP devices in commercial world (their	Design of a digital system using a TMS320C3x and some				
design company)  Von-Neumann versus Harvard  Interconnecting DSP devices Interrupt vector table Implementing digital filtering using the DSK30  Interrupt vector table Instruction set Final cost of a digital design based on a TMS320C3x Superscalar versus VLIW Computer architecture evolution	utility in a real electronic engineering	functional specifications				
Interconnecting DSP devices Interrupt vector table Implementing digital filtering using the DSK30  Final cost of a digital design based on a TMS320C3x Superscalar versus VLIW Computer architecture evolution	design company)					
Interrupt vector table Superscalar versus VLIW  Implementing digital filtering using the DSK30  Superscalar versus VLIW  Computer architecture evolution						
Implementing digital filtering using the Computer architecture evolution DSK30		Final cost of a digital design based on a TMS320C3x				
DSK30	Interrupt vector table					
	Implementing digital filtering using the	Computer architecture evolution				
Memory map Peripherals using the same memory addressing space						
	Memory map	Peripherals using the same memory addressing space				

items that contributed to obtaining the course goals. Therefore, to a greater or lesser extent, all the items had some contribution.

## D. Representing the Items in a Concept-Map Form

Furthermore, a double analysis was performed using information about the following statistical analysis: a multidimensional scale and a cluster analysis. To complete this double analysis, MATLAB was used.

Multidimensional scaling is a mathematical tool that uses proximities between objects, subjects, or stimuli to produce a spatial representation of these items. The proximities are defined as any set of numbers that expresses the amount of similarity or dissimilarity between pairs of objects, subjects, or stimuli. The object of a multidimensional scale is to find the coordinates of the points in *p*-dimensional space so that there is a solid agreement between the observed proximities and the interpoint distances [13]. In concept mapping, this multidimensional scale sets up a point map that represents the set of declarations made during the brainstorming session. It is based on the results of the similarity matrix of the classified task. The most common approach used to determine the coordinates of the objects is an iterative process, commonly referred to as the Shepard–Kruskal algorithm [13].

The multidimensional scale gives the analyst a specific number p of dimensions that represent the set of points. If a one-dimensional (1-D) solution is required, all the points will form one line. A two-dimensional (2-D) solution will place the



Fig. 1. Point map obtained from multidimensional scaling.

set of points on a plane. The analyst would be able to use these dimensions. On the other hand, interpretation of solutions with more than three dimensions is difficult. Therefore, when using concept maps, one should use 2-D graphs.

In this case, the different items were distributed on a 2-D plane, starting from the similarity matrix, in such a way that the distance between the different items is inversely proportional to their affinity. That is, those items situated closer to each other are conceptually more closely related than those that are placed further from the plane. By representing the information in a 2-D space, the loss of information to obtain a less complicated interpretation of the information is accepted.

The cluster analysis organizes the information coming from the multidimensional scale, not from the similarity matrix [14]. Ward's algorithm was used for the cluster analysis since it offers more sensitive solutions and can be better interpreted than other estimates [15].

At first, the cluster analysis considers each item as its own cluster, thus obtaining a solution of N clusters, in this case 82, corresponding to the number of identified items. For each level of analysis, Ward's algorithm combines two clusters until finally all the items are combined into just one cluster. Determination of the number of clusters to be used in the final solution is important. Subsequently, discretion is required when examining the different types of possible cluster solutions to decide which ones make sense. As a rule use of the number of clusters that errs by excess, rather than by defect, is normal; in other words, a larger number of clusters is preferred to having a cluster containing heterogeneous concepts.

Once the multidimensional scale and the cluster analysis are carried out, a point map and a cluster map are formed. The final analysis requires an average score for each participant for each item and for each cluster, forming a point-rating map and a cluster-rating map.

#### E. Interpretation of Maps

In order to interpret the maps, a final workgroup was organized. Generally, the results derived from the cluster analysis are more difficult to interpret than those from the multidimensional scale. The cluster analysis is seen as an indicator. At times, one would like to "visually arrange" the clusters into sensitive parts so that the multidimensional space could be interpreted more easily. The key is to maintain the integrity of the multidimensional scale results by achieving a solution that will not allow the clusters to overlap. A consensus of the names given to the different clusters must be reached, using as a starting point those names given to the groups by the participants.

### IV. CONCEPT-MAPPING APPLICATION RESULTS

The point map of Fig. 1 is the result of multidimensional scaling. Each number represents an item of Table I. The distance between points is a measure of affinity. Closer items are more closely related to each other, while further points show a high level of dissimilarity. The resultant map is a (bidimensional) approach of the distances obtained from the sum of each participant similarity matrix.

Fig. 2 illustrates the rating point map, derived from the value that the participants assigned to each item, following the Likert 1-to-5 scale. In the upper left-hand corner of the figure, the correspondence between layers and numerical Likert values are shown.

Once the bidimensional representation of the 82 items is achieved, the items must be grouped in homogeneous clusters. These clusters will define the resulting teaching methodologies.




Fig. 2. Rating point map obtained from multidimensional scaling.




Fig. 3. Cluster map.

The result of the cluster analysis is summarized in Fig. 3. According to Wards' algorithm, the items are grouped in ten clusters. The concurring denominations of the ten clusters are shown in Table II.

Three groups can be observed in the cluster map (Table II). The first one is based on clusters numbers 1, 2, 3, 6, and 7. It includes cluster number 2, which implies a conventional lecture. Clusters numbers 3 and 7 (theoretical and practical self-learning




Fig. 4. Cluster rating map.

TABLE II CLUSTER ANALYSIS RESULTS

Cluster	Denomination
1	Orientated learning using hypermedia tools
2	Conventional lecture
3	Theoretical self-learning with reference material
4	Lab classes using a simulating tool
5	Lab classes using a debugger and a designer starter kit
6	Seminar about the use of practical tools: simulator, board
7	Practical self-learning with reference material
8	Conferences, discussions
9	Practical applications and problems solved in classes
10	Real world contact: visiting EE companies

using reference material) appear very close to the second one. In these cases, the learning process calls for the active participation of students with adequate reference material. Cluster 1 also belongs to this group. In this particular case, an oriented or guided learning using multimedia teaching tools has been defined. This teaching methodology considers the active participation of students in their learning process, in accordance with the future European Credits Transfers System (ECTS), [16], [17]. Nonetheless, the teaching process is not just reduced to conventional classes. For instance, cluster 1 explicitly shows those items for which one must be trained using novel computerbased teaching tools, such as multimedia animations. Under this cluster, items such as DSP special addressing modes, internal bus operations, pipelining operations, and conflicts or CACHE memory, are found. These concepts are very difficult to explain using conventional classes. However, any multimedia tool, including animations to show the associated dynamic data flow, is specially indicated for the teaching process. Finally, cluster 6

ties theory and laboratory work in the subject together by means of laboratory seminars on software and hardware tools to be used throughout the course.

The second group is based on clusters 4, 5, and 9, related to laboratory work. In this case, a simulation tool and a designer kit are used in laboratory classes to develop practical applications. This cluster relates to the practical point of view of the theoretical concepts described in cluster 1.

The last group embodies clusters number 8 and 10. It connects the subject to the real and professional world. To meet this goal, talks, conferences, and debates (cluster 8) and visits to firms working in the DSP and microelectronic design areas (cluster 10) are proposed. The principal aim is to bring the company perspective closer to the students: making decisions, looking for solutions, developing analysis skills, contacting the working environment, employing real applications, etc.

Fig. 4 depicts the cluster rating map. The rating equivalence is shown in the lower left-hand corner. Clusters number 8, 9, and 10 are predominant versus the others which have a similar weight. To summarize, clusters related to practical applications and offering external activities are rated as predominant.

#### A. Reliability Analysis

The traditional theory normally applied to the reliability of social science research does not correctly fit on concept maps, since the assumption is that for each item tested there is a correct answer known in advance. Therefore, each individual is measured for the question and marked only as correct or incorrect. Later, the reliability for each test item(s) or for the total score is estimated. However, with concept maps, one answer is not assumed to be correct or incorrect. To measure reliability, the data

TABLE III

DESCRIPTIVE STATISTICS FOR RELIABILITY ESTIMATES FOR 38 CONCEPT MAPPING PROJECTS

	R <sub>II</sub>	r <sub>IT</sub>	r <sub>IM</sub>	r <sub>RR</sub>	r <sub>SHT</sub>	r <sub>SHM</sub>
Number of projects	33	33	33	37	33	33
Mean	0.815	0.929	0.863	0.783	0.833	0.551
Median	0.820	0.930	0.862	0.821	0.848	0.558
Minimum	0.670	0.882	0.740	0.427	0.724	0.259
Maximum	0.934	0.973	0.954	0.935	0.932	0.907
SD	0.070	0.022	0.047	0.121	0.054	0.155

matrix structure is inverted (with respect to traditional theory) so that the persons are placed in columns, and the items (or pairs of items) are placed in rows. The value of reliability focuses on consistency via the group of supposedly homogeneous participants. In that respect, talking about the reliability of the similarity matrix or the reliability of the map, but not the reliability of the individual statements, is helpful [18].

The key product of the concept mapping process is the 2-D map itself; consequently, the efforts made to verify the reliability are directed toward the central phases of analysis, development, and representation.

In the study published by Trochim [18], the reliability of concept mapping was tested by six coefficients that could be easily estimated from the available data on any concept map project. These coefficients were defined and estimated for 38 concept map projects. The results indicated that the concept-mapping process could be considered reliable, according to the standards generally recognized for acceptable reliability levels. This study only considered the concept-mapping reliability.

On these concept maps, a test to determine whether the reliability levels were within the acceptable reliability standards was conducted.

All of the reliability estimators referred to on the concept maps and used in Trochim's reliability study were calculated for this study, and they were compared with the results obtained in Trochim's research (Table III). A high level of reliability was found within these concept maps. Furthermore, the indicators were found to be valid and within the standards shown by Trochim. The coefficients defined by Trochim are as follows.

1) Individual-to-Individual Sort Reliability ( $\mathbf{r_{II}}$ ): Correlates each person's binary sort matrix  $S_{n \times n}$  for each pair of individuals; it explains how the sorts are correlated for the different participants in the development of the concept map. This correlation is identified by calculating the average of the correlations and by applying the Spearman–Brown Prophecy formula [19], as follows:

$$r_{kk} = \frac{k\bar{r}_{ij}}{1 + (k-1)\bar{r}_{ij}}$$

where

 $r_{ij}$  correlation estimated from the data; k = N/n where N is the total sample size any

k = N/n where N is the total sample size, and n is the sample size on which  $r_{ij}$  is based;

 $r_{kk}$  reliability estimated according to the Spearmen–Brown Prophecy formula.

In this case, the reliability was shown to be 0.703, a value that is less than Trochim's average values, but still found to be within the limits; the minimum value obtained by Trochim was

0.670, as shown in Table III. Therefore, this value is considered acceptable.

- 2) Individual-to-Total Matrix Reliability  $(\mathbf{r_{IT}})$ : This correlates each person's binary sort matrix  $S_{n\times n}$ , with the total matrix  $T_{n\times n}$ ; it determines how the sorts carried out by each person correlate with all the sorts. To find the calculation, one must take the average of these correlations and apply the Spearmen–Brown Prophecy formula. The value of the individual to total matrix reliability is 0.918. This value is close to the average value, which indicates that the reliability of this type is valid on this map.
- 3) Individual-to-Map Reliability ( $\mathbf{r}_{\text{IM}}$ ): This correlates each person's binary sort matrix  $S_{n\times n}$ , with the Euclidean matrix distances  $D_{n\times n}$ . To find this calculation, one takes the average of these correlations and applies the Spearmen–Brown Prophecy formula. In this case, the value was 0.882. This value is higher than the average value found in Trochim's research.
- 4) Average Intersort Reliability ( $\mathbf{r}_{RR}$ ): This calculates the correlation among the scores of each pair of persons. To find the calculation, one takes the average of these correlations and applies the Spearmen–Brown Prophecy formula. This concept map showed the value was 0.745, which demonstrates that the scores found on this concept map were relatively reliable since this value was close to the average of Trochim's concept map.
- 5) Split-Half Reliabilities ( $\mathbf{r}_{SHT}$  and  $\mathbf{r}_{SHM}$ ): Divide the set of sorts from each project into two halves and calculate concept maps for each group. The total matrices  $T_A$  and  $T_B$  are correlated, and then the Spearmen–Brown Prophecy formula is applied to obtain  $r_{SHT}$ . The Euclidean distances were correlated between all pairs of points on the two maps  $D_A$  and  $D_B$ , and the Spearmen–Brown correction was applied to achieve  $r_{SHM}$ . The similarity matrix result ( $r_{SHT}$ ) and the distance matrix result ( $r_{SHM}$ ) were close to the average values defined by Trochim. Therefore, these values are considered acceptable.

In short, this concept map is reliable since the different reliability indicators showed values within the acceptable limits set by Trochim.

#### V. CONCLUSION

A scientific method for designing a teaching methodology has been used for planning a basic digital signal processing (DSP) course. The proposed method, based on concept-mapping techniques, has applied multivariate statistic analysis to summarize the experience and knowledge of teachers involved in the educational process. Consistently, a set of ten teaching methodologies has been obtained for programming the course. The teaching

methodology has also been analyzed by calculating the reliability estimators. Finally, it has been validated by comparing the obtained reliability estimators within the Trochim's limits.

#### REFERENCES

- R. M. Felder, G. N. Felder, and J. Dietz, "A longitudinal study of engineering students performance and retention v. comparisons with traditionally-taught students," *J. Eng. Educ.*, vol. 98, no. 4, pp. 469–480, 1998.
- [2] L. Carley, P. Khosla, and R. Unetich, "Teaching introduction to electrical and computer engineering in context," *Proc. IEEE*, vol. 88, pp. 8–22, Jan. 2000.
- [3] J. Wilson and W. Jennings, "Studio courses: How information technology is changing the way we teach, on campus and off," *Proc. IEEE*, vol. 88, pp. 72–80, Jan. 2000.
- [4] T. Roppel, "An interdisciplinary laboratory sequence in electrical and computer engineering: Curriculum design and assessment results," *IEEE Trans. Educ.*, vol. 43, no. 2, pp. 143–152, May 2000.
- [5] R. L. Taylor, D. Heer, and T. S. Fiez, "Using an integrated platform for learning to reinvent engineering education," *IEEE Trans. Educ.*, vol. 46, no. 4, pp. 409–419, Nov. 2003.
- [6] S. Bagui, "Reasons for increased learning using multimedia," J. Educational Multimedia Hypermedia, vol. 7, pp. 3–18, 1998.
- [7] P. Aedo et al., "Assessing the utility of an interactive electronic book for learning the pascal language," *IEEE Trans. Educ.*, vol. 43, no. 3, pp. 403–413, Aug. 2000.
- [8] W. Christian and M. Belloni, Teaching physics with interactive curricular material. Englewood Cliffs, NJ: Prentice-Hall, 2001.
- [9] W. M. K. Trochim, "Criteria for evaluating graduate programs in evaluation," *Evaluation News Comment: The Mag. Australasian Evaluation* Soc., vol. 5, no. 2, pp. 54–57, 1996.
- [10] —, "An introduction to concept mapping for planning and evaluation," Evaluation Program Planning, vol. 12, no. 1, pp. 1–16, 1989.
- [11] J. F. Vega-Riveros, G. P. Marciales, and M. Martínez, "Concept maps in engineering education: A case study," *Global J. Eng. Educ.*, vol. 2, no. 1, pp. 21–27, 1998.
- [12] D. G. Kolb and D. M. Shepherd, "Concept mapping organizational cultures," J. Manag. Inquiry, vol. 6, no. 4, pp. 282–295, 1997.
- [13] L. Fahrmeir and A. Hamerle, Multivariate Statistische Verfahren. Berlin, Germany: De Gruyter, 1984.
- [14] B. S. Everitt, Cluster Analysis. New York: Halsted, 1993.
- [15] J. H. Ward, "Hierarchical grouping to optimize an objective function," J. Amer. Statistical Assn., vol. 58, pp. 236–244, 1963.
- [16] European Commission, "Realising the European higher education area," in *Communiqué Conf. Ministers Responsible for Higher Education*, Berlin, Germany, Sep. 19, 2003.

- [17] European Commission, "The European higher education area," in *Joint Declaration Eur. Ministers of Education* Bologna, Italy, Jun. 19, 1999.
- [18] W. M. K. Trochim, "The reliability of concept mapping," presented at the Annu. Conf. Amer. Evaluation Assn., Dallas, TX, Nov. 6, 1993.
- [19] J. C. Nunnally, *Psychometric Theory*, 2nd ed. New York: McGraw-Hill, 1978.

**M. R. Martínez Torres** was born in Madrid, Spain, in 1973. She received the Business Administration and Ph.D. degrees from the University of Seville, Seville, Spain, in 1996 and 2003, respectively.

She is currently a Full Professor in the Business Administration and Marketing Department, University of Seville. Her research interests include intellectual capital and knowledge management.

**F. J. Barrero García** (M'03–SM'05) was born in Seville, Spain, in 1967. He received the electrical engineering and Ph.D. degrees from the University of Seville, Seville, Spain, in 1992 and 1998, respectively.

In 1992, he joined the Department of Electronic Engineering at the University of Seville, where he is currently a Full Professor. His current interests include microprocessor and digital signal processing device systems, fuzzy-logic-based system, control of electrical drives, and power electronics.

**S. L. Toral Marín** (M'01) was born in Rabat, Morocco, in 1972. He received the electrical engineering and Ph.D. degrees from the University of Seville, Seville, Spain, in 1995 and 1999, respectively.

He is currently a Full Professor in the Electronic Engineering Department, University of Seville. His research interests include microprocessor and digital signal processing device systems, stochastic processing, and their industrial applications.

**S. Gallardo Vázquez** was born in Huelva, Spain, in 1978. He received the telecommunication engineering degree from the University of Seville, Seville, Spain, in 2002. He is currently working toward the Ph.D. degree in electronic engineering, signal processing, and communications at the University of Seville, Seville, Spain.

In 2003, he joined the Department of Electronic Engineering at the University of Seville as a Researcher on a research project aimed at power electronic conversion control strategies. His research interests include digital signal processing device systems, information and communication technologies, and power electronics.