

# Continuous Time Filter Design Using Stochastic Logic

J.M. Quero, Member IEEE, S.L. Toral, J.G. Ortega and L.G. Franquelo, Senior Member, IEEE  
Dpto. de Ingeniería Electrónica

**Abstract**—Stochastic logic is based on digital processing of random pulse stream. In this paper we propose a stochastic approach to the digital implementation of continuous time filters. The similarity between probability and Boolean algebras is exploited to obtain simple realizations. A design of a fourth order filter is presented.

## I. INTRODUCTION

Stochastic systems make pseudo analog operations using stochastically coded pulse sequences [1], [2]. Information is represented by the statistical mean value of a pulse sequence. In a binary logic, it is codified as the probability of taking a “high” level. Such a sequence can be generated by comparing a register to a random number generator (Fig. 1). Equation 1 give us the probability of an output high level.

$$P(\text{Output} = "1") = \frac{\text{Digital Value}}{2^n} \quad (1)$$

A probability can not be exactly measured but only esti-




Fig. 1. Digital to stochastic conversion (DSC).

mated as the relative frequency of “high” levels in a long enough sequence. As a consequence, the stochastic computing technique introduces errors in the form of variance when we attempt to estimate the number from the sequence.

The two most common arithmetic operations on stochastic signals are multiplication and summation, shown in Fig. 2. Assuming that two stochastic signals are stochastically uncorrelated, the product of both of them can be computed by a single AND gate. Summation is a more difficult operation to perform. The simplest way is to use wired OR summation [3], but it is a non linear scheme: as the probability of “high” levels increase, pulse overlap also increases, and the summation saturates gradually (Fig. 2b). Nevertheless, for low pulse densities is an




Fig. 2. Stochastic multiplication and summation.

accuracy enough approach. Other techniques to perform summation are described in [4]–[6]. A low pass RC filter that integrates stochastic pulses is well suited to obtain its analog mean value.


In this paper, we introduce a new approach to digital signal processing using stochastic logic. The information carried out by a random pulse stream is dynamically processed with the elemental operations described before. The only premise is that the stochastic computation must be several order of magnitude faster than input signal dynamics.

## II. LOW PASS FILTER


Fig. 3a illustrates the basic scheme of a first order system. The input signal is stochastic pulse stream representing a sinusoidal waveform. This analog information may be recovered with an analog low pass filter [7]. The input signal is compared with the output one with the block ADDER. Basically, this block is developing a wired OR summation, but taking into account a positive and a negative sign. It is a combinational module that implements the following equations:

$$\begin{aligned} \text{add}(x_k, y_k) &= x_k \oplus y_k + x_k(\overline{\text{sig}(x_k)} \oplus \text{sig}(y_k)) \\ \text{sig}[\text{add}(x_k, y_k)] &= x_k \text{sig}(x_k)(\overline{y_k} + \text{sig}(y_k)) + \\ &\quad y_k \text{sig}(y_k)(\overline{x_k} + \text{sig}(x_k)) \end{aligned} \quad (2)$$

The OR summation technique is justified because the output of the ADDER block is an error signal. So, it is a low density pulse stream. The error is time integrated with an up/down counter and then stochastically converted with a digital random number generator, following the scheme of figure 1. The most typical random number generator



(a) First order system with unity gain factor



(b) First order system with 1/k gain factor

Fig. 3. Low pass filter scheme.

for stochastic computing is a linear feedback shift register (LFSR) [8] that allows a very simple and low area cost implementation of a random number generator.

The output signal is a stochastic pulse sequence that follows the input pulse stream, but with a dynamic that depends on the counter size and the clock frequency [9]. Particularly, the time constant and the cutoff frequency of the system described is:

$$\tau = \frac{2^n}{F_{clk}} \quad f_c = \frac{1}{2\pi\tau} = \frac{F_{clk}}{2\pi 2^n} \quad (3)$$

where  $n$  is the counter size and  $F_{clk}$  the system clock frequency. The system transfer function is then given by:

$$G(s) = \frac{1}{1 + s\tau} \quad (4)$$

The output is digitally available, from the counter, or analogically available, through an external low pass filter.

It can be noticed that our first order system has an infinite input impedance and a zero output impedance. So, it can be serialized to obtain higher order systems, but without losing a unity gain. An equivalent analog systems appears in Fig. 4. In fact, a gain factor can




Fig. 4. Equivalent analog systems with impedance isolation.

be easily introduced (Fig. 3b). A  $k$  factor is introduced in the feed-back loop to achieve a  $1/k$  gain. The only restriction is that stochastic representation of information is ranged from 0 to 1. As a consequence, the input signal multiplied by the gain factor  $1/k$  must not exceed a unity value, because there is a saturation effect. Nevertheless,

it is not a heavy restriction if we scale the whole problem to the required range. With a gain factor, the system transfer function is:

$$G(s) = \frac{1/k}{1 + s(\tau/k)} \quad (5)$$

From this equation it can be observed that a gain factor produces a proportional increment in the time constant.

### III. HIGH PASS FILTER

The high pass filter can be obtained from the low pass one. The output pulse stream in Fig. 5 is obtained sub-




Fig. 5. High pass filter scheme.

tracting the input pulse stream with the low pass filter output. In this case, a sign summation can not be performed using the OR technique, because we are not working with low pulse densities. An alternative solution is a multiplexed scheme. Using a multiplexor, we avoid pulse overlap, but the information is divided by two. To eliminate correlations, a stochastic bit sequence of the LFSR with probability 0.5 is utilized as the select input if the multiplexor [10].

The high pass filter transfer function is given by:

$$G(s) = \frac{s\tau}{1 + s\tau} \quad (6)$$

With the gain factor  $k$ , the new transfer function is:

$$G(s) = \frac{(k-1) + s\tau}{k + s\tau} \quad (7)$$

### IV. ANALOG TO STOCHASTIC CONVERSION

A digital to stochastic and a stochastic to digital converter is well known in the literature and has been extensively used from the beginning of stochastic computation [11]–[13]. An analog to digital and digital to analog converter based on stochastic logic has been also developed in [14]. But there is not a clear structure to implement an analog to stochastic conversion. An analog random signal generator [15] may be used, but we propose a mixed analog/digital approach to this conversion, using a generalization of the first order system described before. In Fig. 6 there is a basic scheme for this conversion. The analog input signal  $v_i(t)$  is compared with the stochastic pulse sequence integrated with simple RC integrating circuit. and the resulting error signal is integrated with the up/down counter. This structure is similar to the




Fig. 6. Analog to stochastic conversion.

stochastic first order system, but with an external analog comparator that leads to a PWM representation of information, instead of an error signal proportional to the input difference.

RC integrating circuit dynamic must be higher than the input signal  $v_i(t)$  dynamic. Again, we have a first order system with a transfer function determined by the counter size and frequency clock. Cutoff frequency is given by equation 3.

#### V. PRACTICAL REALIZATION

As an example, we have composed the previous circuits to obtain a fourth order low pass filter and a first order high pass filter. The block diagram of the 4<sup>th</sup> order one is shown in Fig. 7. The analog signal is stochastically con-




Fig. 7. Fourth order low pass filter block diagram.

verted through the analog to stochastic converter. Four stochastic first order filters are then concatenated. All the digital processing has been implemented in a Xilinx programmable device (FPGA, 4010XL). Analogically we have only a signal adaptation and the RC integrating circuit plus the comparator for the analog to stochastic conversion. In the FPGA is include the rest of the converter and the fourth order low pass filter. The design has been implemented with 8 bits for the analog to stochastic conversion and 14 bits for the low pass filters. Frequency clock is 36 MHz. Mapping, placement and routing has been done with XACT M1.3 Foundation Series. In figure 8a we have the experimental frequency response for each stage of the filter, which has a cutoff frequency of 350 Hz according to equation 3. Figure 9 is the experimental frequency response of the first order high pass filter.

Figure 10 shows the waveforms directly captured from the oscilloscope display. They correspond to a 1<sup>st</sup> and 4<sup>th</sup> order low pass filter for a 50 Hz and 350 Hz sinusoidal input waveform.

#### VI. CONCLUSIONS

The use of stochastic logic for implementing systems dynamic provides a set of very simple circuits that can be




Fig. 8. Frequency response of each stage in the 4<sup>th</sup> order low-pass filter





Fig. 9. Frequency response of the 1<sup>st</sup> high-pass filter


digitally implemented. As a result, the implementation of a continuous time system using digital circuits is achieved. The analog to stochastic conversion solves the problem of the stochastic pulse stream generation. This approach to filter designs allows a low area cost implementation in programmable devices and can be applied to develop embedded systems [16] that process digitally an analog information.

#### REFERENCES


- [1] B.R. Gaines, "Stochastic computing systems," *Adv. Inform. Syst. Sci.*, vol. 2, pp. 37-172, 1969.
- [2] C.L. Janer, J.M. Quero, J.G. Ortega and L.G. Franquelo, "Fully parallel stochastic computation architecture," *IEEE Trans. on Sig. Proc.*, vol. 44, no. 8, pp. 2110-2117, August, 1996.
- [3] A.F. Murray, D. del Corso and L. Tarassenko, "Pulse-Stream VLSI Neural Networks Mixing Analog and Digital Tech-




(a) 1<sup>st</sup> order low-pass filter response to a 50 Hz sinusoidal waveform



(b) 1<sup>st</sup> order low-pass filter response to a 350 Hz sinusoidal waveform



(c) 4<sup>th</sup> order low-pass filter response to a 50 Hz sinusoidal waveform



(d) 4<sup>th</sup> order low-pass filter response to a 350 Hz sinusoidal waveform

Fig. 10. Experimental response of stochastic filters.

- niques," *IEEE Trans. on Neural Net.*, vol. 2, no. 2, pp. 193-204, 1991.
- [4] D.E. Van den Bout and T.K. Miller, "A Digital Architecture Employing Stochasticism for the Simulation of Hopfield," *IEEE Trans. on Circ. and Syst.*, vol. 36, no. 5, pp. 732-738, May, 1989.
  - [5] C.L. Janer, J.M. Quero and L.G. Franquelo, "Fully Parallel Summation in a New Stochastic Neural Network Architecture," *IEEE Int. Conf. on Neural Net.*, pp. 1498-1503, San Francisco, 1993.
  - [6] M. van Daalen, J. Shawe-Taylor and J. Zhao, "Real Time Output Derivatives for on Chip Learning Using Digital Stochastic Bit Stream Neurons," *IEEE Elec. Lett.*, vol. 30, pp. 1775-1777, 1994.
  - [7] J.G. Ortega, C.L. Janer, J.M. Quero and L.G. Franquelo, J. Pinilla and J. Serrano, "Analog to digital and digital to analog conversion based on stochastic logic," *IEEE Int. Conf. on Ind. Electr.*, pp. 995-999, Orlando, Nov. 1995.
  - [8] S.W. Golomb, "On the classification of balanced binary sequences," *IEEE Trans. Inf. Theory*, vol. IT-26, no. 6, pp. 730-732, November 1980.
  - [9] J.M. Quero and L.G. Franquelo, "Controladores digitales estocásticos," *Diseño de Circuitos Integrados*, pp. 272-276, Zaragoza, November, 1995.
  - [10] E. Petriu, K. Watanabe, T. Yeap and S. Ogawa, "Neural Network Architecture Using Random-Pulse Data Processing," *IEEE Int. Symp. on Circ. and Syst.*, pp. 2185-2188, Seattle, WA, 1995.
  - [11] B.R. Gaines, "Stochastic Computer Thrives on noise," *Electronics*, pp. 72-79, July 1967.
  - [12] S. Ribeiro, "Random-pulse machines", *IEEE Trans. on Elec. Comp.*, vol. EC-16, no. 3, pp. 261-276, June 1967.
  - [13] A.J. Miller, A.W. Brown and P. Mars, "Moving-average Output Interface for Digital Stochastic Computers," *Electron. Lett.*, vol. 10, no. 20, pp. 419-420, October 1974.
  - [14] J.M. Quero, C.L. Janer, J.G. Ortega and L.G. Franquelo, "D/A converter ASIC uses stochastic logic," *EDN*, pp. 86-88, October 1996.
  - [15] E. Petriu, K. Watanabe and T. Yeap, "Applications of Random-Pulse Machine Concept to Neural Network Design," *IEEE Trans. Instrum. Meas.*, vol. 45, no. 2, pp. 665-669, 1996.
  - [16] S.L. Toral, J.M. Quero and L.G. Franquelo, "Power energy metering based on random signal processing (EC-RPS)," *Int. Conf. on Circ. and Syst.*, Monterrey (CA), May-June, 1998.